

First: _____ Last: _____

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting.*

(5) Question 1. Answer A,B,C,D,E	
(5) Question 2. Answer \$00 to \$FF	
(4) Part 3a. Specify RegB	
(2) Part 3b. Specify 0 or 1	
(2) Part 3c. Specify 0 or 1	
(2) Part 3d. Specify 0 or 1	
(2) Part 3e. Specify 0 or 1	
(10) Question 4. Specify D	
(10) Question 5. Show the machine code	
(10) Question 6. What value is pushed	

(10) **Question 7.** Simplified memory cycles (you may or may not need all 5 entries)

R/W	Addr	Data	changes

(40) Question 8. Write the assembly language program that implements a thermostat.

PORTA **equ** **\$0000**

PORTB **equ** **\$0001**

DDRA **equ** **\$0002**

DDRB **equ** **\$0003**

These two tables interpret indexed-mode machine codes

rr	register
00	X
01	Y
10	SP
11	PC

postbyte,xb	syntax	mode	explanations
rr000000	,r	IDX	5-bit constant, n=0
rr00nnnn	n,r	IDX	5-bit constant, n=0 to +15
rr0lnnnn	-n,r	IDX	5-bit constant, n=-16 to -1
rr100nnn	n,+r	IDX	pre-increment, n=1 to 8
rr10lenn	n,-r	IDX	pre-decrement, n=1 to 8
rr110enn	n,r+	IDX	post-increment, n=1 to 8
rr11lenn	n,r-	IDX	post-decrement, n=1 to 8
111rr100	A,r	IDX	Reg A accumulator offset
111rr101	B,r	IDX	Reg B accumulator offset
111rr110	D,r	IDX	Reg D accumulator offset
111rr000 ff	n,r	IDX1	9-bit cons, n 16 to 255
111rr001 ff	-n,r	IDX1	9-bit const, n -256 to -16
111rr010 eeff	n,r	IDX2	16-bit const, any 16-bit n
111rr111	[D,r]	[D,IDX]	Reg D offset, indirect
111rr011 eeff	[n,r]	[IDX2]	16-bit constant, indirect

ORAB

Inclusive OR B

ORAB

Operation: (B) + (M) ⇒ B

Description: Performs bitwise logical inclusive OR between the content of accumulator B and the content of memory location M. The result is placed in B. Each bit of B after the operation is the logical inclusive OR of the corresponding bits of M and of B before the operation.

Condition Codes and Boolean Formulas:

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

- N: Set if MSB of result is set; cleared otherwise.
- Z: Set if result is \$00; cleared otherwise.
- V: 0; Cleared.

Source Form	Address Mode	Object Code	Cycles	Access Detail
ORAB #opr8i	IMM	CA ii	1	P
ORAB opr8a	DIR	DA dd	3	rfP
ORAB opr16a	EXT	FA hh ll	3	rOP
ORAB oprx0,xysp	IDX	EA xb	3	rfP
ORAB oprx9,xysp	IDX1	EA xb ff	3	rPO
ORAB oprx16,xysp	IDX2	EA xb ee ff	4	frPP
ORAB [D,xysp]	[D,IDX]	EA xb	6	fIfrfP
ORAB [opr16,xysp]	[IDX2]	EA xb ee ff	6	fIPrfP

aba	8-bit add RegA+RegB	emul	RegY:D=RegY*RegD unsigned mult
abx	unsigned add RegX+RegB	emuls	RegY:D=RegY*RegD signed mult
aby	unsigned add RegY+RegB	eora	8-bit logical exclusive or to RegA
adca	8-bit add with carry to RegA	eorb	8-bit logical exclusive or to RegB
adcb	8-bit add with carry to RegB	etbl	16-bit look up and interpolation
adda	8-bit add to RegA	exg	exchange register contents
addb	8-bit add to RegB	fdiv	16-bit unsigned fractional divide
addd	16-bit add to RegD	ibeq	increment and branch if result=0
anda	8-bit logical and to RegA	ibne	increment and branch if result?0
andb	8-bit logical and to RegB	idiv	16-bit unsigned divide
andcc	8-bit logical and to RegCC	idiv5	16-bit by 16-bit signed divide
asl/lsl	8-bit left shift Memory	inc	8-bit increment memory
asla/lsla	8-bit left shift RegA	inca	8-bit increment RegA
aslb/lslb	8-bit arith left shift RegB	incb	8-bit increment RegB
asld/lslD	16-bit left shift RegD	ins	16-bit increment RegSP
asr	8-bit arith right shift Memory	inx	16-bit increment RegX
asra	8-bit arith right shift	iny	16-bit increment RegY
asrb	8-bit arith right shift to RegB	jmp	jump always
bcc	branch if carry clear	jsr	jump to subroutine
bclr	clear bits in memory	lbcc	long branch if carry clear
bcs	branch if carry set	lbcs	long branch if carry set
beq	branch if result is zero (Z=1)	lbeq	long branch if result is zero
bge	branch if signed =	lbge	long branch if signed =
bgnd	enter background debug mode	lbgt	long branch if signed >
bgt	branch if signed >	lbhi	long branch if unsigned >
bhi	branch if unsigned >	lbhs	long branch if unsigned =
bhs	branch if unsigned =	lble	long branch if signed =
bita	8-bit and with RegA, sets CCR	lblo	long branch if unsigned <
bitb	8-bit and with RegB, sets CCR	lbsl	long branch if unsigned =
ble	branch if signed =	lbtl	long branch if signed <
blo	branch if unsigned <	lbmi	long branch if result is negative
bls	branch if unsigned =	lbne	long branch if result is nonzero
blt	branch if signed <	lbpl	long branch if result is positive
bmi	branch if result is negative (N=1)	lbra	long branch always
bne	branch if result is nonzero (Z=0)	lbrn	long branch never
bp1	branch if result is positive (N=0)	lbvc	long branch if overflow clear
bra	branch always	lbvs	long branch if overflow set
brclr	branch if bits are clear,	ldaa	8-bit load memory into RegA
brn	branch never	ldab	8-bit load memory into RegB
brset	branch if bits are set	ldd	16-bit load memory into RegD
bset	set bits in memory	lds	16-bit load memory into RegSP
bsr	branch to subroutine	ldx	16-bit load memory into RegX
bvc	branch if overflow clear	ldy	16-bit load memory into RegY
bvs	branch if overflow set	leas	16-bit load effective addr to SP
call	subroutine in expanded memory	leax	16-bit load effective addr to X
cba	8-bit compare RegA with RegB	leay	16-bit load effective addr to Y
clc	clear carry bit, C=0	lsr	8-bit logical right shift memory
cli	clear I=0, enable interrupts	lsra	8-bit logical right shift RegA
clr	8-bit Memory clear	lsrb	8-bit logical right shift RegB
clra	RegA clear	lsrd	16-bit logical right shift RegD
clrb	RegB clear	maxa	8-bit unsigned maximum in RegA
clv	clear overflow bit, V=0	maxm	8-bit unsigned maximum in memory
cmpa	8-bit compare RegA with memory	mem	determine the membership grade
cmpb	8-bit compare RegB with memory	mina	8-bit unsigned minimum in RegA
com	8-bit logical complement to Memory	minm	8-bit unsigned minimum in memory
coma	8-bit logical complement to RegA	movb	8-bit move memory to memory
comb	8-bit logical complement to RegB	movw	16-bit move memory to memory
cpd	16-bit compare RegD with memory	mul	RegD=RegA*RegB
cpx	16-bit compare RegX with memory	neg	8-bit 2's complement negate memory
cpy	16-bit compare RegY with memory	nega	8-bit 2's complement negate RegA
daa	8-bit decimal adjust accumulator	negb	8-bit 2's complement negate RegB
dbeq	decrement and branch if result=0	oraa	8-bit logical or to RegA
dbne	decrement and branch if result?0	orab	8-bit logical or to RegB
dec	8-bit decrement memory	orcc	8-bit logical or to RegCC
deca	8-bit decrement RegA	psha	push 8-bit RegA onto stack
decb	8-bit decrement RegB	pshb	push 8-bit RegB onto stack
des	16-bit decrement RegSP	pshc	push 8-bit RegCC onto stack
dex	16-bit decrement RegX	pshd	push 16-bit RegD onto stack
dey	16-bit decrement RegY	pshx	push 16-bit RegX onto stack
ediv	RegY=(Y:D)/RegX, unsigned divide	pshy	push 16-bit RegY onto stack
edivs	RegY=(Y:D)/RegX, signed divide	pula	pop 8 bits off stack into RegA
emac3	16 by 16 signed mult, 32-bit add	pulb	pop 8 bits off stack into RegB
emaxd	16-bit unsigned maximum in RegD	pulc	pop 8 bits off stack into RegCC
emaxm	16-bit unsigned maximum in memory	puld	pop 16 bits off stack into RegD
emind	16-bit unsigned minimum in RegD	pulx	pop 16 bits off stack into RegX
eminm	16-bit unsigned minimum in memory	puly	pop 16 bits off stack into RegY

rev	Fuzzy logic rule evaluation	subb	8-bit sub from RegB
revw	weighted Fuzzy rule evaluation	subd	16-bit sub from RegD
rol	8-bit roll shift left Memory	swi	software interrupt, trap
rola	8-bit roll shift left RegA	tab	transfer A to B
rolb	8-bit roll shift left RegB	tap	transfer A to CC
ror	8-bit roll shift right Memory	tba	transfer B to A
rora	8-bit roll shift right RegA	tbeq	test and branch if result=0
rorb	8-bit roll shift right RegB	tbl	8-bit look up and interpolation
rtc	return sub in expanded memory	tbne	test and branch if result?0
rti	return from interrupt	tfr	transfer register to register
rts	return from subroutine	tpa	transfer CC to A
sba	8-bit subtract RegA-RegB	trap	illegal instruction interrupt
sbca	8-bit sub with carry from RegA	trap	illegal op code, or software trap
sbc	8-bit sub with carry from RegB	tst	8-bit compare memory with zero
sec	set carry bit, C=1	tsta	8-bit compare RegA with zero
sei	set I=1, disable interrupts	tstb	8-bit compare RegB with zero
sev	set overflow bit, V=1	tsx	transfer S+1 to X
sex	sign extend 8-bit to 16-bit reg	tsy	transfer S+1 to Y
staa	8-bit store memory from RegA	txs	transfer X-1 to S
stab	8-bit store memory from RegB	tys	transfer Y-1 to S
std	16-bit store memory from RegD	wai	wait for interrupt
sts	16-bit store memory from SP	wav	weighted Fuzzy logic average
stx	16-bit store memory from RegX	xgdx	exchange RegD with RegX
sty	16-bit store memory from RegY	xgdy	exchange RegD with RegY
suba	8-bit sub from RegA		

example	addressing mode	Effective Address
ldaa #u	immediate	EA is 8-bit address (0 to 255)
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

Motorola 6812 addressing modes

(5) **Question 1.** Which term best describes a memory that retains its information when power is removed and restored?

A) nonvolatile B) volatile C) memory mapped D) friendly E) none of these

(5) **Question 2.** What is the 8-bit unsigned hexadecimal representation of the number 171?

Question 3. Consider the result of executing the following two 6812 assembly instructions.

ldab #101

subb #110

(4) **Part a)** What is the value in Register B after these two instructions are executed? Give your answer in unsigned decimal (0 to 255).

(2) **Part b)** What will be the value of the carry (C) bit?

(2) **Part c)** What will be the value of the overflow (V) bit?

(2) **Part d)** What will be the value of the zero (Z) bit?

(2) **Part e)** What will be the value of the negative (N) bit?

(10) **Question 4.** The range of values spans 0 to 0.255 (2.55e-1), and you will use an 8-bit unsigned decimal fixed-point format. What resolution D would be best?

(10) **Question 5.** Show the machine code generated by the instruction

```
orab -20,y
```

(10) **Question 6.** When the **bsr sub** instruction is executed, what value is pushed on the stack?

```
$F120 CF0C00 [ 2]( 0){OP }main lds #$0C00
$F123 87 [ 1]( 2){O } clra
$F124 0766 [ 4]( 3){PPPS }loop bsr sub
$F126 20FC [ 3]( 7){PPP } bra loop
; Purpose: increment a number
; Input: RegA, range 0 to 255
; Output: RegA=Input+1
; Errors: overflow if 255

$F18C 42 [ 1]( 10){O }sub inca
$F18D 3D [ 5]( 11){UfPPP} rts
$FFFE org $fffe
$FFFE F120 fdb main
```

(10) **Question 7.** Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains \$F129, Reg Y equals \$0980, Reg B is 0, and each memory location from \$0900 to \$09FF contains a value equal to the least significant byte of its address. I.e., \$0900 contains \$00, \$0901 contains \$01, \$0902 contains \$02 etc. Show changes during the cycle they occur to the memory, PC, Y, B, IR, and EAR. Ignore changes to the CCR.

```
$F129 EA4A [ 3](3){rfP } orab 10,y
```

(40) **Question 8.** Write the assembly language program that implements a thermostat. PORTB is an 8-bit output that controls the heater to the room. If you set PORTB to \$00, the heater will go off. If you set PORTB to \$FF, then the heater will turn on. PORTA is an 8-bit input containing the current temperature in unsigned binary fixed-point format with a resolution of 2^{-10} F. The range is 0°F to 127.5°F. For example, if the room temperature is 70°F, then reading PORTA will return 140 (decimal). If the temperature goes below 68°F, turn the heater on. If it goes above 72°F, turn the heater off.




Table A-3 Indexed Addressing Mode Postbyte Encoding (xb)

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X post-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect