

First: _____ Last: _____

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting.*

(5) **Question 1.** Give the decimal value.....

(5) **Part 2a.** Specify 0 or 1

(5) **Part 2b.** Specify 0 or 1

(5) **Question 3.** Specify A-H

(5) **Question 4.** Give the range....

(5) **Question 5.** Show the machine code....

(5) **Question 6.** Give example inputs, specify “none” if none exist.

(5) **Question 7.** Give example inputs, specify “none” if none exist.

(5) **Part 8a.** What value is pushed?.....

(10) **Part 8b.** Simplified memory cycles (you may or may not need all 5 entries)

R/W	Addr	Data	Changes to A,B,X,Y,S,PC,IR,EAR

(15) **Question 9.** Write the assembly language. (not a subroutine or a main program, just instructions)

```
DDRM equ $0252 ; Port M Direction
DDRT equ $0242 ; Port T Direction
PTM  equ $0250 ; Port M I/O Register
PTT  equ $0240 ; Port T I/O Register
```

(30) **Question 10.** Write the assembly language subroutine. (Do not include the main program)

```
*****Set5*****
; Initializes memory $3900 to 397F to value 5
; inputs: none
; outputs: none
; errors: none
Set5
```

rts

aba	8-bit add RegA+RegB	emaxm	16-bit unsigned maximum in memory
abx	unsigned add RegX+RegB	emind	16-bit unsigned minimum in RegD
aby	unsigned add RegY+RegB	eminm	16-bit unsigned minimum in memory
adca	8-bit add with carry to RegA	emul	RegY:D=RegY*RegD unsigned mult
adcb	8-bit add with carry to RegB	emuls	RegY:D=RegY*RegD signed mult
adda	8-bit add to RegA	eora	8-bit logical exclusive or to RegA
addb	8-bit add to RegB	eorb	8-bit logical exclusive or to RegB
addd	16-bit add to RegD	etbl	16-bit look up and interpolation
anda	8-bit logical and to RegA	exg	exchange register contents
andb	8-bit logical and to RegB	fdiv	unsigned fract div, X=(65536*D)/X
andcc	8-bit logical and to RegCC	ibeq	increment and branch if result=0
asl/lsl	8-bit left shift Memory	ibne	increment and branch if result?0
asla/lsla	8-bit left shift RegA	idiv	16-bit unsigned divide, X=D/X, D=rem
aslb/lslb	8-bit arith left shift RegB	idivsb	16-bit signed divide, X=D/X, D=rem
asld/lslld	16-bit left shift RegD	inc	8-bit increment memory
asr	8-bit arith right shift Memory	inca	8-bit increment RegA
asra	8-bit arith right shift	incb	8-bit increment RegB
asrb	8-bit arith right shift to RegB	ins	16-bit increment RegSP
bcc	branch if carry clear	inx	16-bit increment RegX
bclr	clear bits in memory	iny	16-bit increment RegY
bcs	branch if carry set	jmp	jump always
beq	branch if result is zero (Z=1)	jsr	jump to subroutine
bge	branch if signed =	lbcc	long branch if carry clear
bgnd	enter background debug mode	lbcs	long branch if carry set
bgt	branch if signed >	lbeq	long branch if result is zero
bhi	branch if unsigned >	lbge	long branch if signed =
bhs	branch if unsigned =	lbgt	long branch if signed >
bita	8-bit and with RegA, sets CCR	lbhi	long branch if unsigned >
bitb	8-bit and with RegB, sets CCR	lbhs	long branch if unsigned =
ble	branch if signed =	lble	long branch if signed =
blo	branch if unsigned <	lblo	long branch if unsigned <
bls	branch if signed =	blsb	long branch if signed =
blt	branch if signed <	lblt	long branch if signed <
bmi	branch if result is negative (N=1)	lbmi	long branch if result is negative
bne	branch if result is nonzero (Z=0)	lbne	long branch if result is nonzero
bpl	branch if result is positive (N=0)	lbpl	long branch if result is positive
bra	branch always	lbra	long branch always
brclr	branch if bits are clear,	lbrn	long branch never
brn	branch never	lbvc	long branch if overflow clear
brset	branch if bits are set	lbvs	long branch if overflow set
bset	set bits in memory	ldaa	8-bit load memory into RegA
bsr	branch to subroutine	ldab	8-bit load memory into RegB
bvc	branch if overflow clear	ladd	16-bit load memory into RegD
bvs	branch if overflow set	lds	16-bit load memory into RegSP
call	subroutine in expanded memory	ldx	16-bit load memory into RegX
cba	8-bit compare RegA with RegB	ldy	16-bit load memory into RegY
clc	clear carry bit, C=0	leas	16-bit load effective addr to SP
cli	clear I=0, enable interrupts	leax	16-bit load effective addr to X
clr	8-bit Memory clear	leay	16-bit load effective addr to Y
clra	RegA clear	lsr	8-bit logical right shift memory
clrb	RegB clear	lsra	8-bit logical right shift RegA
clv	clear overflow bit, V=0	lsrb	8-bit logical right shift RegB
cmpa	8-bit compare RegA with memory	lsrd	16-bit logical right shift RegD
cmpb	8-bit compare RegB with memory	maxa	8-bit unsigned maximum in RegA
com	8-bit logical complement to Memory	maxm	8-bit unsigned maximum in memory
coma	8-bit logical complement to RegA	mem	determine the membership grade
comb	8-bit logical complement to RegB	mina	8-bit unsigned minimum in RegA
cpd	16-bit compare RegD with memory	minm	8-bit unsigned minimum in memory
cpx	16-bit compare RegX with memory	movb	8-bit move memory to memory
cpy	16-bit compare RegY with memory	movw	16-bit move memory to memory
daa	8-bit decimal adjust accumulator	mul	RegD=RegA*RegB
dbeq	decrement and branch if result=0	neg	8-bit 2's complement negate memory
dbne	decrement and branch if result?0	nega	8-bit 2's complement negate RegA
dec	8-bit decrement memory	negb	8-bit 2's complement negate RegB
deca	8-bit decrement RegA	oraa	8-bit logical or to RegA
decb	8-bit decrement RegB	orab	8-bit logical or to RegB
des	16-bit decrement RegSP	orcc	8-bit logical or to RegCC
dex	16-bit decrement RegX	psha	push 8-bit RegA onto stack
dey	16-bit decrement RegY	pshb	push 8-bit RegB onto stack
ediv	RegY=(Y:D)/RegX, unsigned divide	pshc	push 8-bit RegCC onto stack
edivsb	RegY=(Y:D)/RegX, signed divide	pshd	push 16-bit RegD onto stack
emacsb	16 by 16 signed mult, 32-bit add	pshx	push 16-bit RegX onto stack
emaxd	16-bit unsigned maximum in RegD	pshy	push 16-bit RegY onto stack

pula	pop 8 bits off stack into RegA	stx	16-bit store memory from RegX
pulb	pop 8 bits off stack into RegB	sty	16-bit store memory from RegY
pulc	pop 8 bits off stack into RegCC	suba	8-bit sub from RegA
puld	pop 16 bits off stack into RegD	subb	8-bit sub from RegB
pulx	pop 16 bits off stack into RegX	subd	16-bit sub from RegD
puly	pop 16 bits off stack into RegY	swi	software interrupt, trap
rev	Fuzzy logic rule evaluation	tab	transfer A to B
revw	weighted Fuzzy rule evaluation	tap	transfer A to CC
rol	8-bit roll shift left Memory	tba	transfer B to A
rola	8-bit roll shift left RegA	tbeq	test and branch if result=0
rolb	8-bit roll shift left RegB	tbl	8-bit look up and interpolation
ror	8-bit roll shift right Memory	tbne	test and branch if result?0
rora	8-bit roll shift right RegA	tfr	transfer register to register
rorb	8-bit roll shift right RegB	tpa	transfer CC to A
rtc	return sub in expanded memory	trap	illegal instruction interrupt
rti	return from interrupt	trap	illegal op code, or software trap
rts	return from subroutine	tst	8-bit compare memory with zero
sba	8-bit subtract RegA-RegB	tsta	8-bit compare RegA with zero
sbca	8-bit sub with carry from RegA	tstb	8-bit compare RegB with zero
sbc	8-bit sub with carry from RegB	tsx	transfer S+1 to X
sec	set carry bit, C=1	tsy	transfer S+1 to Y
sei	set I=1, disable interrupts	txs	transfer X-1 to S
sev	set overflow bit, V=1	tys	transfer Y-1 to S
sex	sign extend 8-bit to 16-bit reg	wai	wait for interrupt
staa	8-bit store memory from RegA	wav	weighted Fuzzy logic average
stab	8-bit store memory from RegB	xgdx	exchange RegD with RegX
std	16-bit store memory from RegD	xgdy	exchange RegD with RegY
sts	16-bit store memory from SP		

STX

Store Index Register X

STX

Operation: (XH : XL) ⇒ M : M + 1

Source Form	Address Mode	Object Code	Access Detail
STX opr8a	DIR	5E dd	PW
STX opr16a	EXT	7E hh ll	PWO
STX oprx0_xysp	IDX	6E xb	PW
STX oprx9,xysp	IDX1	6E xb ff	PWO
STX oprx16,xysp	IDX2	6E xb ee ff	PWP
STX [D ,xysp]	[D,IDX]	6E xb	PIfW
STX [oprx16,xysp]	[IDX2]	6E xb ee ff	PIPW

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}

ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)
----------------------------	----------	----------------------------

Motorola 6812 addressing modes **r** is **X**, **Y**, **SP**, or **PC**

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 5b const	F0	n,SP 5b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 5b const	F1	-n,SP 5b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 5b const	F2	n,SP 5b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A.offset	F4	A,SP A.offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B.offset	F5	B,SP B.offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D.offset	F6	D,SP D.offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D.indirect	F7	[D,SP] D.indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 5b const	F8	n,PC 5b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 5b const	F9	-n,PC 5b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 5b const	FA	n,PC 5b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A.offset	FC	A,PC A.offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B.offset	FD	B,PC B.offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D.offset	FE	D,PC D.offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D.indirect	FF	[D,PC] D.indirect

(5) **Question 1.** What is the signed integer value (in decimal) of the 8-bit hexadecimal number **\$C3**?

Question 2. Consider the result of executing the following two 6812 assembly instructions.

```
ldab #100
```

```
subb #210
```

(5) **Part a)** What will be the value of the carry (C) bit?

(5) **Part b)** What will be the value of the overflow (V) bit?

(5) **Question 3.** A software variable can take on the following specific values -5.00, -4.99, -4.98, ..., 4.98, 4.99, 5.00. Which number format should be used for this variable? If more than one format could be used to solve the problem, choose the most space-efficient format. Enter the correct letter A-H.

A) 8-bit signed fixed-point number with resolution of 0.1

D) 16-bit unsigned fixed-point number with resolution of 0.001

B) 8-bit signed fixed-point number with resolution of 0.01

E) 32-bit floating point

F) 8-bit signed integer

C) 16-bit signed fixed-point number with resolution of 0.01

G) 16-bit signed integer

H) 32-bit signed integer

(5) **Question 4.** A certain ohmmeter has a range of 0 to R_{max} , a resolution of 0.1 Ω , and a precision of $3\frac{3}{4}$ decimal digits. What is R_{max} ?

(5) **Question 5.** Show the machine code generated by the instruction

```
stx -5,y
```

(5) **Question 6.** The **mul** instruction multiplies the unsigned value in RegA by the unsigned value in RegB and stores the product in RegD. Give example input values (if any) that cause an overflow.

(5) **Question 7.** The **idiv** instruction divides the unsigned value in RegD by the unsigned value in RegX and stores the quotient in RegX. Give example input values (if any) that cause an overflow.

Question 8. Consider the following program

```
$5000                                     org    $5000
$5000 CF4000                             [ 2]( 0){OP      }main lds  #$4000
$5003 0707                               [ 4]( 2){PPPS   }      bsr  Add1 ;part a)
$5005 CE1234                             [ 2]( 6){OP      }      ldx  #$1234
$5008 5E02                               [ 2]( 8){PW      }      stx  2 ;part b)
$500A 183E                               [16](10){OOSStf+}      stop
$500C 720240                             [ 4](26){rOPw   }Add1 inc  $0240
$500F 3D                                 [ 5](30){UfPPP  }      rts
$FFFE                                     org    $FFFE
$FFFE 5000                               fdb   main
```

(5) **Part a)** What value(s) is(are) pushed on the stack when the **bsr Add1** instruction is executed?

(10) **Part b)** Show the simplified bus cycles occurring when the **stx 2** instruction is executed. In the “changes” column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction.*

(15) **Question 9.** Write assembly language instructions that make Port T bit 3 an input and Port T bit 2 an output. Full credit will be given to the code that modifies two bits in the direction register, without modifying the other six.

(30) **Question 10.** Write an assembly language subroutine, called **Set5**, which sets memory locations \$3900 to \$397F (128 locations) equal to the value \$05. Full credit will be given to the code that implements a for-loop and uses the post-increment indexed addressing mode.