First:\_\_\_\_\_ Last:\_\_\_\_\_

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting*.

(5) <b>Question 1.</b> Give the decimal value	
(5) Part 2a. Specify 0 or 1	
(5) Part 2b. Specify 0 or 1	
(5) Question 3. Specify A-H	
(5) Question 4. Give the range	
(5) Question 5. Show the machine code	
(5) Question 6. Give example inputs, specify "none" if none exist.	
(5) Question 7. Give example inputs, specify "none" if none exist.	
(5) Part 8a. What value is pushed?	

(10) Part 8b.	Simplified memory cy	cles (you may or may	v not need all 5 entries)
---------------	----------------------	----------------------	---------------------------

R/W	Addr	Data	Changes to A, B, X, Y, S, PC, IR, EAR

(15) Question 9. Write the assembly language. (not a subroutine or a main program, just instructions)
DDRM equ \$0252 ; Port M Direction
DDRT equ \$0242 ; Port T Direction
PTM equ \$0250 ; Port M I/O Register
PTT equ \$0240 ; Port T I/O Register

(30) Question 10. Write the assembly language subroutine. (Do not include the main program)

8-bit add RegA+RegB aba abx unsigned add RegX+RegB unsigned add RegY+RegB aby adca 8-bit add with carry to RegA adcb 8-bit add with carry to RegB adda 8-bit add to RegA addb 8-bit add to RegB addd 16-bit add to RegD anda 8-bit logical and to RegA andb 8-bit logical and to RegB andcc 8-bit logical and to RegCC asl/lsl 8-bit left shift Memory asla/lsla 8-bit left shift RegA aslb/lslb 8-bit arith left shift RegB asld/lsld 16-bit left shift RegD asr 8-bit arith right shift Memory asra 8-bit arith right shift asrb 8-bit arith right shift to RegB bcc branch if carry clear bclr clear bits in memory Imp10-Dit increment RegYbeqbranch if result is zero (Z=1)jmpjump alwaysbgebranch if signed =lbcclong branch if carry clearbgndenter background debug modelbcslong branch if carry cotbgtbranch if signed >lbcs bgt branch if unsigned > bhi branch if unsigned = bhs bits branch if unsigned = bita 8-bit and with RegA, sets CCR bitb 8-bit and with RegB, sets CCR ble branch if signed = blo branch if unsigned < bls branch if unsigned = branch if signed < blt blt branch if signed < bmi branch if result is negative (N=1) bne branch if result is nonzero (Z=0) branch if result is positive (N=0) branch if result is positive (N=0) bra branch always brclr branch if bits are clear, brn branch never brset branch if bits are set bset set bits in memory bsr branch to subroutin branch to subroutine bvc branch if overflow clear bvs branch if overflow set call subroutine in expanded memory cba 8-bit compare RegA with RegB clear carry bit, C=0 clc clear I=0, enable interrupts cli clr 8-bit Memor clra RegA clear clrb RegB clear 8-bit Memory clear clv clear overflow bit, V=0 cmpa 8-bit compare RegA with memory cmpb 8-bit compare RegB with memory com8-bit logical complement to Memorycoma8-bit logical complement to RegAcomb8-bit logical complement to RegBcpd16-bit compare RegD with memory cpd 16-bit compare RegD with memory cpx 16-bit compare RegX with memory cpy 16-bit compare RegY with memory daa 8-bit decimal adjust accumulator dbeq decrement and branch if result=0 dbne decrement and branch if result?0 dec 8-bit decrement memory deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP 16-bit decrement RegX dex dey 16-bit decrement RegY ediv RegY=(Y:D)/RegX, unsigned divide edivs RegY=(Y:D)/RegX, signed divide emacs 16 by 16 signed mult, 32-bit add emaxd 16-bit unsigned maximum in RegD

emaxm 16-bit unsigned maximum in memory emind 16-bit unsigned minimum in RegD eminm 16-bit unsigned minimum in memory emul RegY:D=RegY\*RegD unsigned mult emuls RegY:D=RegY\*RegD signed mult eora 8-bit logical exclusive or to RegA eorb 8-bit logical exclusive or to RegB etbl 16-bit look up and interpolation exg exchange register contents fdiv unsigned fract div, X=(65536\*D)/X ibeq increment and branch if result=0 ibne increment and branch if result?0 idiv 16-bit unsigned divide, X=D/X, D=rem idivs 16-bit signed divide, X=D/X, D=rem inc 8-bit increment memory inca 8-bit increment RegA incb 8-bit increment RegB ins 16-bit increment RegSP inx iny 16-bit increment RegX 16-bit increment RegY long branch if result is zero long branch if signed = lbge long branch if signed > lbgt long branch if unsigned > lbhi lbhs long branch if unsigned = long branch if signed =
long branch if unsigned <</pre> lble lblo lbls long branch if unsigned = lblt lbmi long branch if signed < lbmi lbne lbpl long branch if result is negative long branch if result is nonzero long branch if result is positive lbra long branch always long branch never lbrn lbvc long branch if overflow clear lbvs long branch if overflow set ldaa 8-bit load memory into RegA ldab 8-bit load memory into RegB ldd 16-bit load memory into RegD lds 16-bit load memory into RegD lds 16-bit load memory into RegSI ldx 16-bit load memory into RegX 16-bit load memory into RegSP ldy 16-bit load memory into RegY leas 16-bit load effective addr to SP leax 16-bit load effective addr to X leay 16-bit load effective addr to Y 8-bit logical right shift memory lsr lsra 8-bit logical right shift RegA lsra 8-bit logical right shift RegA lsrb 8-bit logical right shift RegB lsrd 16-bit logical right shift RegD maxa 8-bit unsigned maximum in RegA maxm 8-bit unsigned maximum in memory mem determine the membership grade mina 8-bit unsigned minimum in RegA minm 8-bit unsigned minimum in memory movb 8-bit move memory to memory movw 16-bit move memory to memory mul RegD=RegA\*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegB 8-bit 2's complement negate memory 8-bit 2's complement negate RegB negb oraa 8-bit logical or to RegA 8-bit logical or to RegB orab orcc 8-bit logical or to RegCC psha push 8-bit RegA onto stack pshb push 8-bit RegB onto stack pshc push 8-bit RegCC onto stack pshd push 6-bit RegCC onto stack pshd push 16-bit RegD onto stack pshx push 16-bit RegY onto stack pshy push 16-bit RegY onto stack

```
stx
     16-bit store memory from RegX
       16-bit store memory from RegY
sty
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
      software interrupt, trap
swi
tab transfer A to B
tap
       transfer A to CC
tba
       transfer B to A
tbeq test and branch if result=0
tbl
       8-bit look up and interpolation
tbne
       test and branch if result?0
tfr
       transfer register to register
       transfer CC to A
tpa
trap illegal instruction interrupt
trap
       illegal op code, or software trap
tst
       8-bit compare memory with zero
tsta
tstb
       8-bit compare RegA with zero
       8-bit compare RegB with zero
tsx
       transfer S+1 to X
       transfer S+1 to Y
tsy
       transfer X-1 to S
txs
tys transfer Y-1 to S
wai
wav
      wait for interrupt
weighted Fuzzy logic average
xgdx exchange RegD with RegX
xgdy exchange RegD with RegY
```

STX

## Store Index Register X

## STX

Page 4

**Operation:**  $(XH : XL) \Rightarrow M : M + 1$ 

Source Form	Address Mode	Object Code	Access Detail
STX opr8a	DIR	5E dd	PW
STX opr16a	EXT	7E hh 11	PWO
STX oprx0_xysp	IDX	6E xb	PW
STX oprx9,xysp	IDX1	6E xb ff	PWO
STX oprx16,xysp	IDX2	6E xb ee ff	PWP
STX [D ,xysp]	[D,IDX]	6E xb	PIfW
STX [ oprx16,xysp]	[IDX2]	6E xb ee ff	PIPW

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}

**ldaa [W,r]** indirect EA={r+W} (-32768 to 65535)

Motorola 6812 addressing modes r is X, Y, SP, or PC

	10	5	00	VF	50	10	70	8	~~	VV.	SO RO	8	2	ŝ	ED
ž	-16 X	1+X	-20 +X 1	20	-16.V	}+  -	*	0.5P	au -16.SP	1.+SP	1.50+	0.PC	16.PC	N.X.	n.sP
5b const	5b const	pre-inc	post-inc		5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const		9b const	9b const
01	11	21	31	41	51	61	71	81 1 cn	91 42 en	14 14	B1 2 cn.	сі ,	D1	E1	F1
1,X 5b const	5b const	2,+X pre-inc	2, X+ post-inc	1,Y 5b const	5b const	2,+Y pre-inc	2, Y+ post-inc	5b const	5b const	pre-inc	post-inc	5b const		9b const	9b const
02	12	22	32	42	52	62	72	82	92	A2	B2	8	D2	E2	F2
2,X 5b const	-14,X 5b const	3,+X pre-inc	3,X+ post-inc	2,Y 5b const	-14,Y 5b const	3,+Y pre-inc	3,Y+ post-inc	2,SP 5b const	-14,SP 5b const	3,+SP pre-inc	3,SP+ post-inc	2, PC 5b const	-14,PC 5b const	n,X 16b const	n,SP 16b const
03	13	23	33	43	53	63	73	83	93	A3	B3	ទ	D3	E3	F3
3,X Eh connet	-13,X Eb const	4,+X	4,X+	3,Y 5h const	-13,Y 5b const	4,+Y near	4,Y+ post-inc	3,SP 5h const	-13,SP Sh const	4,+SP	4,SP+ nost-inc	3,PC 5h const	-13,PC 5b const	[n,X] 16b indr	[n,SP] 16b indr
	101100	Allend	num sond	14	5.4	21	2.4	0.4	101	pur pur	BA	5	74	EA	54
4X	-12.X	5.+X	+X'5	44	-12.Y	}+;;	54+	4.SP	-12.SP	5+SD	5,SP+	4,PC	12,PC	AX AX	A,SP
5b const	5b const	pre-inc	post-inc		5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	xonst	A offset	A offset
05	15	25	35	45	55	65	75	85	95	A5 2.000	B5 2.25.	с С		E5 	F5
5b const	5b const	5,+X pre-inc	6,X+ post-inc	5b const	-11,Y Sb const	bre-inc	6, Y + post-inc	5b const	3b const	pre-inc	post-inc	5b const	Bb const	B offset	B offset
90	16	26	8	46	88	99	92	98	96	A6	8	8		E6	99
6,X 6h 2000 t	-10,X	7,+X	7X+	6,Y 5h coret	–10,Y By const	7,+Y	7,Y+ metine	6,SP Shoret	-10,SP Phonet	7,+SP	7,SP+ metine	6,PC 5h const	-10,PC	D official	D offset
		haun	processo	100 00101		20.04	ALC: NOT			200	ALL SOLD			C 411001	
07 7.X	17 -9 X	27 8.+X	37 8.X+	4/ 7.Y	5/ -9.7	6/ 8.+Y	// 8.Y+	8/ 7.SP	97 -9.SP	A/ 8.+SP	B/ 8.SP+	C/ 7,PC	9,PC	در [D,X]	P.( [D,SP]
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	D indirect	D indirect
08	18	28	38	48	28	68	78	88	86	A8 	B8 	C8 222	D8	E8	F8
8,X Eh conet	-8,X 45h connet	8,-X nra-dac	8,X- nost-dec	8,Y Sh const	-8,Y Shoonst	8,-Y nra-dac	8,Y- nost-dae	8,SP Sh const	-8,SP Shoonst	8SP nre-dec	8,SP- post-dec	8,PC 5b const	-8,PC 5b const	n,Y 9b const	n, PC 9b const
					-			00		VV	va	00	٤	01	5
X'6 RD	X'2- RL	X-'L	-X'L	49 9,Y	λ'2- λ'2-	7,-Y	-X'L	9,SP	ва -7,SP	7,-SP	7,SP-	9,PC	-7,PC	с» -n,Y	Dd'u-
5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	9b const	9b const
0A 40 Y	1A e v	2A 8 V	3A e v	4A 40 <	5A e v	6A 8_V	7A 8 V -	8A 10 SP	9A Lesp	M e_sp	BA A SP_	CA 10 PC		EA '	FA n.PC
5b const	5b const	pre-dec	post-dec		5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	16b const	16b const
08	18	2B - ::	3B	48	58	68	78	88 11 00	9B 7 0 0	AB , cn	88	св. ". ".	DB E DC	EB 64 VI	FB Is BCI
5b const	5b const	5,-X pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	16b indr	16b indr
8	10	, R	30	40 10	50	38 28	70	8	90 	AC C	BC D	20 20	ос, DC	^ ° Э	FC
12,X Sb const	5b const	A,-A	Post-dec	12,7 Sb const	5b const	a,	4, 1- post-dec	50 const	5b const	pre-dec	post-dec	Bb const	5b const	A offset	A affset
8	1D	ล	30	9	20 20	8	5	8	06 00	P P	BD 2.2.0	8	00	2 1 1 1	FD 2.2.0
13,X Sb const	-3,X 5b const	3,-X tre-dec	3,X- post-dec	13,Y 5b const	-3,Y 5b const	3,-Y Dre-dec	3, Y- post-dec	50 const	5b const	u-ur pre-dec	post-dec	5b const	5b const	Boffset	Boffset
OE	1E	2E	3E	4E	5E	96	7E	8E	36	AE	BE	벙	DE	出	FE
14,X 5b const	-2,X 5b const	2,-X pre-dec	2,X- post-dec	14,Y 5b const	-2,Y 5b const	2,-Y pre-dec	2,Y- post-dec	14,SP 5b const	-2,SP 5b const	2,-SP pre-dec	2 SP- post-dec	14,PC 5b const	-2,PC 5b const	Doffset	D offset
OF	1F	2F	3F	4F	SF	6F	7F	8F	9F	AF	1	5	DF	EF	FF FF
15,X 5b const	-1,X 5b const	1,X pre-dec	1,X- post-dec	15,Y 5b const	-1,Y 5b const	1,-Y pre-dec	1,Y- post-dec	15,SP 5b const	-1,SP 5b const	1,-SP pre-dec	1, SP- post-dec	15,PC 5b const	-1,PC 5b const	D indirect	D indirect
											L				

(5) Question 1. What is the signed integer value (in decimal) of the 8-bit hexadecimal number \$C3? Question 2. Consider the result of executing the following two 6812 assembly instructions.

## ldab #100

subb #210

(5) Part a) What will be the value of the carry (C) bit?

(5) Part b) What will be the value of the overflow (V) bit?

(5) Question 3. A software variable can take on the following specific values -5.00, -4.99, -4.98, ..., 4.98, 4.99, 5.00. Which number format should be used for this variable? If more than one format could be used to solve the problem, choose the most space-efficient format. Enter the correct letter A-H.

A) 8-bit signed fixed-point number with	<b>D</b> ) 16-bit unsigned fixed-point number with
resolution of 0.1	resolution of 0.001
<b>B</b> ) 8-bit signed fixed-point number with	<b>E</b> ) 32-bit floating point
resolution of 0.01	<b>F</b> ) 8-bit signed integer
C) 16-bit signed fixed-point number with	<b>G</b> ) 16-bit signed integer
resolution of 0.01	<b>H</b> ) 32-bit signed integer

(5) Question 4. A certain ohmmeter has a range of 0 to  $\mathbf{R}_{max}$ , a resolution of 0.1  $\Omega$ , and a precision of 3<sup>3</sup>/<sub>4</sub> decimal digits. What is  $\mathbf{R}_{max}$ ?

(5) Question 5. Show the machine code generated by the instruction

stx -5,y

(5) Question 6. The mul instruction multiplies the unsigned value in RegA by the unsigned value in RegB and stores the product in RegD. Give example input values (if any) that cause an overflow.

(5) Question 7. The idiv instruction divides the unsigned value in RegD by the unsigned value in RegX and stores the quotient in RegX. Give example input values (if any) that cause an overflow.

Question 8. Consider the following program

\$5000							org	\$5000		
\$5000	CF4000	[ ]	2](	0){	OP	}main	lds	#\$4000		
\$5003	0707	[ ·	4](	2){	PPPS	}	bsr	Add1	;part	a)
\$5005	CE1234	[ ]	2](	6){	OP	}	ldx	#\$1234		
\$5008	5E02	[ ]	2](	8){	[PW ]	}	stx	2	;part	b)
\$500A	183E	[1	6](	10){	00SSSfSsf+	}	stop			
\$500C	720240	[ ·	4](	26){	rOPw	}Add1	inc	\$0240		
\$500F	3D	[ ]	5](	30){	UfPPP	}	rts			
\$FFFE							org	\$FFFE		
\$FFFE	5000						fdb	main		

(5) Part a) What value(s) is(are) pushed on the stack when the bsr Add1 instruction is executed?

(10) Part b) Show the simplified bus cycles occurring when the stx 2 instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. Just show the one instruction.

(15) Question 9. Write assembly language instructions that make Port T bit 3 an input and Port T bit 2 an output. Full credit will be given to the code that modifies two bits in the direction register, without modifying the other six.

(30) Question 10. Write an assembly language subroutine, called Set5, which sets memory locations \$3900 to \$397F (128 locations) equal to the value \$05. Full credit will be given to the code that implements a for-loop and uses the post-increment indexed addressing mode.