Last:

First:

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting*. (5) Question 1. Assume an 8-bit unsigned binary fixed-point format with a resolution  $\Delta = 2^{-4}$  (1/16). If the integer part of a number is \$B4, what is the corresponding value of this fixed-point number?

(5) Question 2. What will be the value of the carry (C) bit after executing the following? ldab #210 subb #60

(5) Question 3. What will be the value of the overflow (V) bit after executing the following? ldaa #-70 adda #-60

(5) Question 4. A software variable can take on the following specific values 0.0, 0.1, 0.2 ..., 99.8, 99.9, 100.0. Which fixed-point format should be used for this variable? If more than one format could be used to solve the problem, choose the most space-efficient format. Enter the correct letter A-H.

A) 8-bit signed fixed-point,  $\Delta = 0.01$ C) 16-bit signed fixed-point,  $\Delta = 0.01$ **E**) 24-bit unsigned fixed-point,  $\Delta = 0.01$ 

**G**) 32-bit floating point

**B**) 8-bit signed fixed-point,  $\Delta = 0.1$ 

**D**) 16-bit unsigned fixed-point,  $\Delta = 0.1$ 

**F**) 8-bit unsigned fixed-point,  $\Delta = 0.1$ 

**H**) binary fixed-point must be used

(5) Question 5. Consider the result of executing the following three 9S12 assembly instructions. ldx #12 ldd #20 idiv

Part a) What is the decimal value in Register X after these three instructions are executed?

Part b) What is the decimal value in Register D after these three instructions are executed?

(5) Question 6. What is the instruction corresponding to the following machine code? \$9371

(5) Question 7. You are asked to measure a parameter to 4 decimal digits. What is the minimum number of ADC binary bits that will be needed?

(5) Question 8. Consider the following piece of code that calls the subroutine, SCI\_OutString \$4029 CE40C4 ldx #Err \$402C 16417E jsr SCI OutString \$402F 20EA bra loop During the execution of the **jsr** instruction, what number is pushed on the stack?

(10) Question 9. Assume RegX is \$3800, RegD is \$4647, the PC is \$4123, and Ram locations \$3800 to \$38FF are initially \$00, 01,...FF respectively. E.g., location \$3856 contains \$56. Show the simplified bus cycles occurring when the **subd 2,x** instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction*.

\$4123	A302	1	subd 2,x
R/W	Addr	Data	Changes to A,B,X,Y,S,PC,IR,EAR

For questions 10 and 11, don't worry about initializing the variables, establishing the reset vector, creating a main program, calling the subroutine or initializing the stack. Comments are not required.
(25) Question 10. There is 25-element 8-bit unsigned array, Buffer. Write a subroutine Add1 that adds 1 to all 25 elements in the array. To get full credit, use indexed addressing mode and a loop. org \$3800

```
Buffer rmb 25 ;unsigned 8-bit integers
org $4000
Add1
```

(25) Question 11. There are two 16-bit unsigned variables, called Input and Output. Write assembly code that checks the Input, and if Input is less than 100, then the code sets the Output to 40. Conversely if Input is greater than or equal to 100, then the code does not modify Output.

org \$3800 Input rmb 2 ;unsigned 16-bit integer Output rmb 2 ;unsigned 16-bit integer org \$4000

aba 8-bit add RegA+RegB unsigned add RegX+RegB abx abv unsigned add RegY+RegB adca 8-bit add with carry to RegA adcb 8-bit add with carry to RegB adda 8-bit add to RegA addb 8-bit add to RegB addd 16-bit add to RegD anda 8-bit logical and to RegA andb 8-bit logical and to RegB andcc 8-bit logical and to RegCC asl/lsl 8-bit left shift Memory asla/lsla 8-bit left shift RegA aslb/lslb 8-bit arith left shift RegB asld/lsld 16-bit left shift RegD 8-bit arith right shift Memory asr asra 8-bit arith right shift Memory asra 8-bit arith right shift asrb 8-bit arith right shift to RegB bcc branch if carry clear bclr clear bits in memory bcs branch if start branch if carry set bcs beq branch if result is zero (Z=1) branch if signed  $\geq$ bae bye pranch 1I signed 2 bgnd enter background debug mode bgt branch if signed > branch if unsigned > bhi branch if unsigned ≥ bhs bits 8-bit and with RegA, sets CCR bitb 8-bit and with RegB, sets CCR ble branch if signed ≤ branch if unsigned < blo branch if unsigned ≤ bls branch if signed <</th>lbnelong branch if resultbranch if result is negative (N=1)lbpllong branch if resultbranch if result is nonzero (Z=0)lbralong branch alwaysbranch if result is positive (N=0)lbralong branch neverbranch alwayslbralong branch if overbranch alwayslbralong branch if over blt branch if signed < bmi bne branch if result is nonzero (Z=0) bpl bra brclr branch if bits are clear, branch never brn brset branch if bits are set brsetbranch if bits are setIdab8-bit load memory into RegBbsetset bits in memoryIdd16-bit load memory into RegDbsrbranch to subroutineIds16-bit load memory into RegXbvcbranch if overflow clearIdx16-bit load memory into RegXbvsbranch if overflow setIdy16-bit load memory into RegYcallsubroutine in expanded memoryIeas16-bit load effective addr to SPcba8-bit compare RegA with RegBIeax16-bit load effective addr to Xclcclear carry bit, C=0Ieay16-bit load effective addr to Ycliclear I=0, enable interruptsIsr8-bit logical right shift memoryclraReqA clearIsra8-bit logical right shift RegB ClcClear Curry Preventcliclear I=0, enable interrupts1srclr8-bit Memory clear1sraclraRegA clear1srbclrbRegB clear1srdclvclear overflow bit, V=0maxacmpa8-bit compare RegA with memorymaxacmpb8-bit logical complement to Memorymaxacoma8-bit logical complement to Memoryminmcoma8-bit logical complement to RegAminmcomb8-bit logical complement to RegBmovbgoal8-bit logical complement to RegBmovbgoal6-bit compare RegY with memorymovbcomb8-bit logical complement to RegBmovbgoal6-bit compare RegY with memorymovbgoal6-bit compare RegY with memorymovbgoal6-bit decimal adjust accumulatornegadaa8-bit decimal adjust accumulatornegbdabeqdecrement and branch if result=0negbdbnedecrement and branch if result=0negbdbnedecrement memoryoraa6-bit logical or to RegAorab6-bit logical or to RegAorab6-bit logical or to RegBorab6-bit logical or to RegBorab7-bit decrement RegAorce8-bit logical or to RegBorab8-bit logical or to RegBorab9-bit logical or to RegBorab9-bit logical or to RegBorab9-bit logical or to RegBorab9-bit logi deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP des16-bit decrement RegSPpshbpush 8-bit RegB onto stackdex16-bit decrement RegXpshcpush 8-bit RegCC onto stackdey16-bit decrement RegYpshcpush 16-bit RegD onto stackedivRegY=(Y:D)/RegX, unsigned dividepshxpush 16-bit RegX onto stackedivsRegY=(Y:D)/RegX, signed dividepshypush 16-bit RegY onto stackemacs16 by 16 signed mult, 32-bit addpulapop 8 bits off stack into RegAemaxd16-bit unsigned maximum in RegDpulbpop 8 bits off stack into RegCCemind16-bit unsigned minimum in RegDpulcpop 8 bits off stack into RegCC

eminm 16-bit unsigned minimum in memory emul ReqY:D=ReqY\*ReqD unsigned mult emuls RegY:D=RegY\*RegD signed mult eora 8-bit logical exclusive or to RegA eorb 8-bit logical exclusive or to RegB etbl 16-bit look up and interpolation exg exchange register contents fdiv unsigned fract div, X=(65536\*D)/X increment and pranch if result=0
ibne increment and branch if result≠0
idiv 16-bit unsigned divide, X=D/X, D=rem
idiva 16 bit with a statement of the sta ibeq increment and branch if result=0 idivs 16-bit signed divide, X=D/2
inc 8-bit increment memory
inca 8-bit increment RegA
incb 8-bit increment RegB
ins 16-bit increment RegSP
inx 16-bit increment RegY
iny 16-bit increment RegY
jmp jump always
jsr jump to subroutine
lbcc long branch if carry clear
lbcg long branch if result is 75 idivs 16-bit signed divide, X=D/X, D=rem
inc 8-bit increment memory lbeq long branch if result is zero lbge long branch if signed ≥ lbgt long branch if signed > lbhi long branch if unsigned >
lbhs long branch if unsigned ≥ lble long branch if signed ≤
lblo long branch if unsigned long branch if unsigned < lbls long branch if unsigned ≤ lblt long branch if signed < lbmi long branch if result is negative lbne long branch if result is nonzero lbpl long branch if result is positive long branch if result is positive long branch if overflow clear lbvs long branch if overflow set ldaa 8-bit load memory into RegA ldab 8-bit load memory into RegB 8-bit 2's complement negate memory orcc 8-bit logical or to RegCC psha push 8-bit RegA onto stack pshb push 8-bit RegB onto stack

pulx puly rev	pop 16 bits off stack into RegX pop 16 bits off stack into RegY Fuzzy logic rule evaluation
revw	weighted Fuzzy rule evaluation
rol	8-bit roll shift left Memory
rola	
rolb	8-bit roll shift left RegB
ror	8-bit roll shift right Memory
rora	8-bit roll shift right RegA
rorb	8-bit roll shift right RegB
rtc	return sub in expanded memory
rti	return from interrupt
rts	return from subroutine
sba	8-bit subtract RegA-RegB
sbca	8-bit sub with carry from RegA
sbcb	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg
staa	8-bit store memory from RegA
stab	8-bit store memory from RegB
std	16-bit store memory from ReqD
sts	
stx	16-bit store memory from ReqX
sty	
sty	TO DIE SCOLE MEMOLY LION REGI

```
suba 8-bit sub from RegA
      8-bit sub from RegB
subb
subd 16-bit sub from RegD
swi software interrupt, trap
tab
      transfer A to B
tap
      transfer A to CC
      transfer B to A
tba
tbeq test and branch if result=0
tbl
      8-bit look up and interpolation
tbne
     test and branch if result≠0
      transfer register to register
tfr
      transfer CC to A
tpa
trap
     illegal instruction interrupt
trap illegal op code, or software trap
      8-bit compare memory with zero
tst
tsta
      8-bit compare RegA with zero
tstb 8-bit compare RegB with zero
      transfer S+1 to X
tsx
      transfer S+1 to Y
tsy
txs transfer X-1 to S
      transfer Y-1 to S
tys
      wait for interrupt
wai
      weighted Fuzzy logic average
wav
xgdx exchange RegD with RegX
xgdy exchange RegD with RegY
```

## SUBD

## Subtract Double Accumulator



## Operation: Description:

 $(A : B) - (M : M + 1) \Rightarrow A : B$ 

Subtracts the content of memory location M : M + 1 from the content of double accumulator D and places the result in D.

Source Form	Address Mode	Object Code	HCS12 Access Detail
SUBD #opr16i	IMM	83 jj kk	PO
SUBD opr8a	DIR	93 dd	RPf
SUBD opr16a	EXT	B3 hh 11	RPO
SUBD oprx0_xysp	IDX	A3 xb	RPf
SUBD oprx9,xyssp	IDX1	A3 xb ff	RPO
SUBD oprx16,xysp	IDX2	A3 xb ee ff	fRPP

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Freescale 6812 addressing modes r is X, Y, SP, or PC

						г		1		Т					Г			_												<b>—</b>		<b>—</b>	
FO	n,SP 9b const	F	-n,SP 9b const	F2 - 00	16b const	F3	[n,SP] 16b indr	F4	A,SP	A offset	F5	B offset	F6 P.C.P.	D offset	F7	[D,SP]	nindirect	F8 PC	9b const	F9 Ln PC	9b const	FA PC	16b const	FB In PCI	16b indr	FC A BC	A offset	6	B,PC B offset	E	D offset	FF 100 mol	D Indirect
EO	n,X 9b const	E1	−n,X 9b const	E2	n,X 16b const	E3	[n,X] 16b indr	E4	XY.	A Offset	E5 S	B offset	E6	D offiset	E7	D,XJ	n Indiact	E8	9b const	E9 7	9b const	EA	16b const	EB h VI	16b indr	EC ^<	A offiset	8	Boffset	出	Doffset	EF	D Million
00	-16,PC 5b const	D1	-15,PC 5b const	D2	-14,PC 5b const	D3	-13,PC 5b const	D4	-12,PC	tanco de	D5	Bb const	60 100	-10,PC Sb const	D7	-9,PC	151100 00	D8 _8 PC	5b const	D9 -7 PC	5b const	DA PDA	5b const	DB	5b const	DC	5b const	8	-3,PC 5b const	풘	-2,PC 5b const	DF	-1,PC
8	0,PC 5b const	6	1, PC 5b const	с С	2, PC 5b const	ទ	3, PC 5b const	2	4,PC	18000 QG	8	5b const	8	5b const	C7	7,PC	1500 000	C8 8 PC	5b const	C9 9 PC	5b const	CA to pr	5b const	CB 44 BC	5b const	00	Bb const	8	13, PC Bb const	뭥	14,PC 5b const	GF CF	15,PC
B0	1,SP+ post-inc	B1	2,SP+ post-inc	B2	3,SP+ post-inc	B3	4,SP+ post-inc	B4	5,SP+	post-inc	B5 	post-inc	88	post-inc	87	8,SP+	poseino	88 8.SP-	post-dec	7 SP-	post-dec	BA e en	post-dec	88 6 cn	post-dec	BC A SP_	post-dec	BD	3, SP- post-dec	BE	2,SP- post-dec	BF	1,SP-
0V	1,+SP pre-inc	A1	2,+SP pre-inc	A2	3,+SP pre-inc	A3	4,+SP pre-inc	A4	5,+SP	pre-mc	A5 	pre-inc	A6	7,+SP pre-inc	A7	8,+SP	pre-inc	A8 8-SP	pre-dec	6V 49-7	pre-dec	AA e ee	pre-dec	AB 5 en	pre-dec	AC ALCO	pre-dec	Q.	3,-SP pre-dec	AE	2,-SP pre-dec	AF	1SP
80	-16,SP 5b const	91	-15,SP 5b const	92	-14,SP 5b const	93	-13,SP 5b const	54	-12,SP	5b const	95 11 cn	Bb const	96 96	-10, se	26	-9,SP	190 COMSI	98 Le sp	5b const	45 Z- 66	5b const	9A 2 c c b	5b const	9B £ en	5b const	90 1 en	5b const	9D	-3, SP 5b const	9E	-2,SP 5b const	9F	-1,SP
80	0,SP 5b const	81	1,SP 5b const	82	2,SP 5b const	83	3,SP 5b const	84	4,SP	5b const	85 7 cn	5b const	86	5b const	87	7,SP	DD COMBI	88 8 c D	5b const	68 0 SP	5b const	8A 40 ep	5b const	8B 11 CD	5b const	80 1, 60	Bb const	8	13,SP Sb const	8E	14,SP 5b const	8F	15,SP
70	1, Y+ post-inc	71	2, Y+ post-inc	72	3, Y+ post-inc	73	4,Y+ post-inc	74	5, Y+	post-inc	75	t, Y + post-inc	76	7,7+ post-inc	11	8,Y+	positino	78 8 V -	post-dec	79	post-dec	7A	post-dec	78	post-dec	70, 0	post-dec	7D	3,Y- post-dec	7E	2,Y- post-dec	7F	Ļ,
Г	,+Y pre-inc		2,+Y pre-inc	62	3,+Y pre-inc	63	4,+Y pre-Inc	64	5,+Y	pre-inc	65	a,+Y pre-inc	66	7.+7 pre-inc	67	8,+Y	pre-inc	68 8 _ <	pre-dec	69 7	pre-dec	6A	pre-dec	68 、	pre-dec	ູ	r=-4= pre-dec	8	3,-Y pre-dec	6E	2,-Y pre-dec	6F	۲-' ۲
50	-16,Y 5b const	51	-15,Y 5b const	52	-14,Y 5b const	53	-13,Y 5b const	54	-12,Y	5b const	55	5b const	88	-10,Y Sb const	25	7,6-	DD COMSI	28 P	5b const	59	5b const	5A	5b const	58	5b const	50 ,	5b const	SD	-3,Y 5b const	5E	-2,Y 5b const	5F	-1,Y
40	0,Y 5b const	41	1,Y 5b const	42	2,Y 5b const	43	3,Y 5b const	44	4,4	5b const	45	5b const	46	6,Y 5b const	47	7,7	DD CONST	48 8 V		49 o V	5b const	4A	5b const	4B 44 V	5b const	4C	5b const	4D	13,Y 5b const	4E	14,Y 5b const	4F	15,Y
30	1,X+ post-inc	31	2,X+ post-inc	32	3, X+ post-inc	33	4,X+ nost-inc	34	5,X+			t,X+ post-inc	朔	7,X+ post-inc	Г		post-inc	38 8 X-	post-dec	39 7 2 -	post-dec	3A	post-dec	38	post-dec	30, 5	post-dec	3D	3,X- post-dec	3E	2,X- post-dec	Г	1,X-
Г	1,+X pre-inc	Г	2,+X pre-inc		3,+X pre-inc		4,+X 4nc	Т	U	-Inc		bre-inc	26	7,+X pre-inc	Γ	8,+X	-inc	28 8 _ X	pre-dec	29 7_V	pre-dec	2A	pre-dec	2B	pre-dec	, R		Г	3,-X pre-dec	2E	2,-X pre-dec	2F	1,-X
10	-16,X 5b const	11	-15,X 5b const	12	-14,X 5b const	13	-13,X 5h const	14	-12,X	5b const	15	Eb const	$\Box$	-10,X Sb const	Τ		5b const	18 	5b const	19 	5b const	1A	5b const	1B , ,	5b const	10 ,	5b const	đ	-3,X 5b const	1E	-2,X 5b const	1F	X, F
8	0,X 5b const	01	1,X 5b const	02	2,X 5b const	03	3,X 5h const	UM I	4,X	5b const	05 2.2	5b const	90	6,X 5b const	07	X7	5b const	08	5b const		5b const	DA	5b const	08	5b const	L	12,X Sb const	L	13,X Sb const	OE	14,X 5b const		15,X Eb 20004