	tes, so alloca		First am. You must e accordingly.	put your			aper only. Yo	ou hav
(5) Que	stion 2.							
(5) Que	stion 3.							
(5) Que	stion 4.							
(5) Que	stion 5.							
(5) Que	stion 6.							
(10) Qu	estion 7.							
R/W	Addr	Data	Changes to	o A,B,	K,Y,S,PC,I	R,EAR		

- **(20) Question 8.**
- **(20) Question 9.**
- **(20) Question 10.**

```
ediv RegY=(Y:D)/RegX, unsigned divide edivs RegY=(Y:D)/RegX, signed divide emacs 16 by 16 signed mult, 32-bit add emaxd 16-bit unsigned maximum in RegD emaxm 16-bit unsigned maximum in memory
aba
         8-bit add RegA=RegA+RegB
        unsigned add RegX=RegX+RegB
abv
        unsigned add RegY=RegY+RegB
adca 8-bit add with carry to RegA adcb 8-bit add with carry to RegB
                                                                        emind 16-bit unsigned minimum in RegD
adda 8-bit add to RegA
        8-bit add to RegB
                                                                         eminm 16-bit unsigned minimum in memory
addd 16-bit add to RegD
                                                                          emul RegY:D=RegY*RegD unsigned mult
anda 8-bit logical and to RegA
andb 8-bit logical and to RegB
andcc 8-bit logical and to RegCC
                                                                         emuls RegY:D=RegY*RegD signed mult
                                                                        eora
eorb
                                                                                   8-bit logical exclusive or to RegA
                                                                                   8-bit logical exclusive or to RegB
                                                                     etbl 16-bit look up and interpolation exg exchange register contents
asl/lsl 8-bit left shift Memory
asla/lsla 8-bit left shift RegA
aslb/lslb 8-bit arith left shift RegB
                                                                                     exg X,Y
                                                                      fdiv unsigned fract div, X=(65536*D)/X ibeq increment and branch if result=0
asld/lsld 16-bit left shift RegD
       8-bit arith right shift Memory
asr
asra 8-bit arith right shift to RegA
asrb 8-bit arith right shift to RegB
bcc branch if carry clear
                                                                                     ibeq Y,loop
                                                                        ibne increment and branch if result≠0
                                                                                     ibne A,loop
bclr bit clear in memory
                                                                         idiv 16-bit unsigned div, X=D/X, D=rem
                                                                          idivs 16-bit signed divide, X=D/X, D=rem
          bclr PTT, #$01
                                                                        inc
bcs branch if carry set
                                                                                   8-bit increment memory
                                                                       inca 8-bit increment memory
inca 8-bit increment RegA
incb 8-bit increment RegB
ins 16-bit increment RegSP
inx 16-bit increment RegX
iny 16-bit increment RegY
beq branch if result is zero (Z=1)
bge branch if signed ≥
bgnd enter background debug mode
      branch if signed >
branch if unsigned >
bhi
bhs branch if unsigned ≥ bita 8-bit and with RegA, sets CCR
                                                                jmp jump always
jsr jump to subroutine
lbcc long branch if carry clear
bitb 8-bit and with RegB, sets CCR
                                                                         lbcs long branch if carry set
lbeq long branch if result is zero
       branch if signed ≤
branch if unsigned <
ble
hlo
bls branch if unsigned \leq
                                                                         lbge long branch if signed ≥
blt
        branch if signed <
                                                                          lbgt
                                                                                   long branch if signed >
bmi
        branch if result is negative (N=1)
                                                                         lbhi long branch if unsigned >
                                                            lbhs long branch if unsigned ≥
lble long branch if signed ≤
bne branch if result is nonzero (Z=0)
bpl
        branch if result is positive (N=0)
                                                                         lblo long branch if unsigned <
bra branch always
                                                                                   long branch if unsigned ≤ long branch if signed <
brclr branch if bits are clear
                                                                          lbls
          brclr PTT, #$01, loop
                                                                          lblt.
brn branch never
                                                                          lbmi
                                                                                  long branch if result is negative
brset branch if bits are set
                                                                         lbne long branch if result is nonzero lbpl long branch if result is positive
          brset PTT, #$01, loop
                                                                         lbra long branch always lbrn long branch never
bset bit set clear in memory
           bset PTT, #$04
                                                                         lbvc long branch if overflow clear
bsr branch to subroutine
16-bit load memory into RegD
                                                                         lds 16-bit load memory into RegSP ldx 16-bit load memory into RegY ldy 16-bit load memory into RegY
       clear carry bit, C=0
clc
       clear I=0, enable interrupts
cli
clr
        8-bit memory clear
                                                               leas 16-bit load effective addr to SP
leax 16-bit load effective addr to XP
leay 16-bit load effective addr to Y
lsr 8-bit logical right shift memory
lsra 8-bit logical right shift RegA
lsrb 8-bit logical right shift RegB
lsrd 16-bit logical right shift RegB
maxa 8-bit unsigned maximum in RegA
maxm 8-bit unsigned maximum in memory
mem determine the membership grade
clra RegA clear
clrb RegB clear
         clear overflow bit, V=0
clv
cmpa 8-bit compare RegA with memory
cmpb 8-bit compare RegB with memory
com 8-bit logical complement to mem
cmmpb 8-pit Compare Regb with memory
com 8-bit logical complement to memory
coma 8-bit logical complement to RegA
comb 8-bit logical complement to RegB
cpd 16-bit compare RegD with memory
                                                         mem determine the membership grade
mina 8-bit unsigned minimum in RegA
minm 8-bit unsigned minimum in memory
        16-bit compare RegX with memory
хаэ
        16-bit compare RegY with memory
сру
        8-bit decimal adjust accumulator
dbeq decrement and branch if result=0
                                                                         movb 8-bit move memory to memory
          dbeq Y,loop
                                                                                      movb #100,PTT
dbne decrement and branch if result≠0
                                                                        movw 16-bit move memory to memory
          dbne A,loop
                                                                                     movw #13,SCIBD
dec 8-bit decrement memory
                                                                        mul RegD=RegA*RegB
deca 8-bit decrement RegA
decb 8-bit decrement RegB
                                                                                   8-bit 2's complement negate memory
                                                                          neg
                                                                          nega 8-bit 2's complement negate RegA
                                                                                   8-bit 2's complement negate RegB
des 16-bit decrement RegSP
                                                                          negb
                                                                          oraa 8-bit logical or to RegA
orab 8-bit logical or to RegB
                                                                                   8-bit logical or to RegA
        16-bit decrement RegX
dey 16-bit decrement RegY
```

orcc	8-bit logical or to RegCC	stab	8-bit store memory from RegB
psha	push 8-bit RegA onto stack	std	16-bit store memory from RegD
pshb	push 8-bit RegB onto stack	sts	16-bit store memory from SP
pshc	push 8-bit RegCC onto stack	stx	16-bit store memory from RegX
pshd	push 16-bit RegD onto stack	sty	16-bit store memory from RegY
pshx	push 16-bit RegX onto stack	suba	8-bit sub from RegA
pshy	push 16-bit RegY onto stack	subb	8-bit sub from RegB
pula	pop 8 bits off stack into RegA	subd	16-bit sub from RegD
pulb	pop 8 bits off stack into RegB	swi	software interrupt, trap
pulc	pop 8 bits off stack into RegCC	tab	transfer A to B
puld	pop 16 bits off stack into RegD	tap	transfer A to CC
pulx	pop 16 bits off stack into RegX	tba	transfer B to A
puly	pop 16 bits off stack into RegY	tbeq	test and branch if result=0
rev	Fuzzy logic rule evaluation		tbeq Y,loop
revw	weighted Fuzzy rule evaluation	tbl	8-bit look up and interpolation
rol	8-bit roll shift left Memory	tbne	test and branch if result≠0
rola	8-bit roll shift left RegA		tbne A,loop
rolb	8-bit roll shift left RegB	tfr	transfer register to register
ror	8-bit roll shift right Memory		tfr X,Y
rora	8-bit roll shift right RegA	tpa	transfer CC to A
rorb	8-bit roll shift right RegB	trap	illegal instruction interrupt
rtc	return sub in expanded memory	trap	illegal op code, or software trap
rti	return from interrupt	tst	8-bit compare memory with zero
rts	return from subroutine	tsta	8-bit compare RegA with zero
sba	8-bit subtract RegA-RegB	tstb	8-bit compare RegB with zero
sbca	8-bit sub with carry from RegA	tsx	transfer S to X
sbcb	8-bit sub with carry from RegB	tsy	transfer S to Y
sec	set carry bit, C=1	txs	transfer X to S
sei	set I=1, disable interrupts	tys	transfer Y to S
sev	set overflow bit, V=1	wai	wait for interrupt
sex	sign extend 8-bit to 16-bit reg	wav	weighted Fuzzy logic average
	sex B,D	xgdx	exchange RegD with RegX
staa	8-bit store memory from RegA	xgdy	exchange RegD with RegY

example	addressing mode	Effective Address			
ldaa #u	immediate	No EA			
ldaa u	direct	EA is 8-bit address (0 to 255)			
ldaa U	extended	EA is a 16-bit address			
ldaa m,r	laa m,r 5-bit index EA=r+m (-16 to 15)				
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)			
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)			
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)			
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)			
ldaa A,r	Reg A offset	EA=r+A, zero padded			
ldaa B,r	Reg B offset	EA=r+B, zero padded			
ldaa D,r	Reg D offset	EA=r+D			
ldaa q,r	9-bit index	EA=r+q (-256 to 255)			
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)			
ldaa [D,r]	D indirect	EA={r+D}			
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)			

Freescale 6812 addressing modes r is X, Y, SP, or PC

Pse	Pseudo op meaning			
org				Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.1	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.1			.blkl	Allocate 32-bit words of storage without initialization

SUBD

Subtract Double Accumulator

SUBD

Operation: $(A : B) - (M : M + 1) \Rightarrow A : B$

Description: Subtracts the content of memory location M : M + 1 from the content of

double accumulator D and places the result in D.

Source Form	Address Mode	Object Code	HCS12 Access Detail
SUBD #opr16i	IMM	83 jj kk	PO
SUBD opr8a	DIR	93 dd	RPf
SUBD opr16a	EXT	B3 hh 11	RPO
SUBD oprx0_xysp	IDX	A3 xb	RPf
SUBD oprx9,xyssp	IDX1	A3 xb ff	RPO
SUBD oprx16,xysp	IDX2	A3 xb ee ff	fRPP