First:_____ Middle Initial: _____ Last:_____

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting.*

(5) Question 1. Digital value	
(5) Question 2. Baud rate in bits/sec	
(25) Question 3. Show subroutine	
(5) Question 4. Show the code	
(5) Question 5. List variables A,B,C,D,E,F,G	
(5) Question 6. List variables A,B,C,D,E,F,G	



(5) Question 2. A serial port is configured to run with a bandwidth of 1000 bytes/sec. The protocol is 8-bit data, 1 stop, and no parity. What is the baud rate of this port in bits/sec?

(15)	Question 3.	The SCISR1	register contains	s the TDRE and F	RDRF flags
------	-------------	------------	-------------------	--------------------------------	------------

	7	6	5	4	3	2	1	0
R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
W								
RESET:	1	1	0	0	0	0	0	0

TDRE — Transmit Data Register Empty Flag

TDRE is set when the transmit shift register receives a byte from the SCI data register. When TDRE is 1, the transmit data register (SCIDRH/L) is empty and can receive a new value to transmit.Clear TDRE by reading SCI status register 1 (SCISR1), with TDRE set and then writing to SCI data register low (SCIDRL).

- 1 = Byte transferred to transmit shift register; transmit data register empty
- 0 = No byte transferred to transmit shift register

RDRF - Receive Data Register Full Flag

RDRF is set when the data in the receive shift register transfers to the SCI data register. Clear RDRF by reading SCI status register 1 (SCISR1) with RDRF set and then reading SCI data register low (SCIDRL).

1 = Received data available in SCI data register

0 = Data not available in SCI data register

The **SCIDRL** register serial input/output data. Write a subroutine that inputs a CR-terminated string from the keyboard. For each character, it waits for new input using busy-wait (gadfly) synchronization. The subroutine uses call by reference parameter passing with RegY. When CR is typed, save the CR in the string and return. You don't need to write the initialization ritual.

CR	equ	13	;	retu	ırn				
SCISR1	equ	\$00CC	;	SCI	Statu	ıs	Registe	er	1
SCIDRL	equ	\$00CF	;	SCI	Data	Re	gister	ЪC	w

(5) **Question 4.** Write assembly code that allocates a 16-bit signed local variable with an initial value of 50?

```
Consider the following C program.
static short A=4;
const short B=5;
volatile short C=6;
void function(const short D, short E){
   static short F=7;
   short G=8;
}
(5) Ouestion 5. List all the variables in the above C program are store
```

(5) **Question 6.** List all the variables in the above C program are local (stored temporarily on the stack or in a register)?

(5) Question 7. Consider the following assembly subroutine that creates a local variable called **buff** of size 25 bytes.

```
buff set xxx ; binding
subl pshx ; save register X
    leas -25,s ; allocate buff
;****body of the subroutine
    staa buff,s ; store into buff[0]
;****end of body
    leas 25,s ; deallocate buff
    pulx ; restore register X
    rts ; return
```

What value should you use in the **xxx** position to implement the proper binding of this local variable?

(5) **Question 8.** Consider the following main program that calls an assembly subroutine using call by value parameter passing on the stack. The subroutine uses Register X stack frame.

```
data set xxx
                ; binding
main lds #$4000
    ldy #1000
            ; pass 16-bit data parameter on stack
    pshy
    jsr sub2
    puly
    stop
sub2 pshx ; save register X
    tsx
          ; create Register X stack frame
    leas -10,sp ; allocate locals
;****body of the subroutine
    ldd data, x ; get data parameter
;****end of body
    leas 10,sp ; deallocate locals
    pulx
               ; restore register X
                ; return
    rts
```

What value should you use in the **xxx** position to implement the proper binding of this parameter?

(5) Question 9. When debugging a subroutine, we often call the subroutine with a specific set of inputs. If the outputs are incorrect, we make changes to the subroutine and call it again with the exact same inputs as before. What debugging process is this?

A) Stabilization,B) ProfilingC) Desk checkD) NonintrusivenessE) Monitor

	org	\$4000 Put	lr	1 ROM
		00,10	_	
		S1		6812
		Out=01		01 ($00t=10$) D
		Weit-5		
				$\frac{\text{Wait}=10}{11}$
	1			
	(- / <u>K</u> *		
	۱			$10 10$ PT0 \rightarrow Output
		01 01, Y	C	$Put=11$ γ 10 10
		11	W	$v_{ait=20}$
S1	fcb	%01 Outpu	ıt	
	fcb	5 Wait	Тj	lme
	fdb	S2,S1,S2,S3	3	
S2	fcb	%10 Outpu	ıt	
	fcb	10 Wait	Тj	lme
	fdb	S3,S1,S2,S3	3	
S3	fcb	%11 Outpu	ıt	
	fcb	20 Wait	Тj	lme
	fdb	S1,S1,S2,S1	_	
Main	lds	#\$4000		
	bset	DDRT,#\$03	;	PTT1,PTT0 are LED outputs
	ууу	DDRM,#\$03	;	PTM1,PTM0 are switch inputs
	ldx	#S1	;	Initial State pointer
FSM	ldab	0,x	;	Output value for this state in bits 1,0
	stab	PTT		
	ldaa	1,x	;	8-bit Wait in this state
	bsr	WAIT		
	ldab	PTM	;	Read input
	andb	#\$03	;	just interested in bits 1,0
	lslb		;	2 bytes per 16 bit address
	abx		;	add 0,2,4,6 depending on input
	⊥dx	ZZZ,X	;	Next state depending on input
	bra	FSM		

The following 6812 assembly program implements a two-input two-output finite state machine. org \$4000 Put in ROM

(5) Question 10. If the input is 10, what will be the output sequence?

- (5) Question 11. Which instruction goes in the yyy position?
- (5) Question 12. Which number goes in the zzz position?

(5) **Question 13.** Consider a matrix with 4 rows and 6 columns, stored in column-major zero-index format. Each element is 1 byte or 8 bits. Which equation correctly calculates the address of the element at row I and column J?

- C. base+I+4*J
- D. base+6*I+J
- E. base+I+6*J

(5) Question 14. Specify the resistor value for R_1 , assuming LED current I_d is 1 mA, the LED voltage V_d is 1 V, and the gate output voltage V_{OL} is 0.5V.

(5) Question 15. Which registers are pushed on the stack by swi and pulled off by rti?

- A. all registers but the SP
- B. PC C. PC and CCR
- D. all registers including the SP

E. SP



+5 V

 $R_1 \overset{|}{\underset{D_1}{\underbrace{\bigvee}}} V_d$

7405

 V_{OL}

aba8-bit add RegA=RegA+RegBcomb8-bit logical comprement toabxunsigned add RegY=RegA+RegBRegBabyunsigned add RegY=RegY+RegBcpd16-bit compare RegD with memoryadca8-bit add with carry to RegAcpx16-bit compare RegY with memoryadcb8-bit add to RegAdaa8-bit decimal adjustaddb8-bit add to RegBaccumulatoraddd16-bit add to RegBabre decrement and branch ifandb8-bit logical and to RegBdbne decrement and branch ifandc 8-bit logical and to RegCresult=0asl/ls18-bit left shift Memorydccasl/ls18-bit arith left shift RegBdecbasld/ls1d 16-bit left shift RegDdes16-bit decrement RegSPasr8-bit arith right shiftdesasrb8-bit arith right shift to RegBediv RegY=(Y:D)/RegX, signed dividebcrclear bits in memoryclear site 22-bit aba 8-bit add RegA=RegA+RegB

 bclr
 clear bits in memory
 edivs Regr=(I·D//RegA, Signed

 bcs
 branch if carry set
 emacs 16 by 16 signed mult, 32-bit

 bcq
 branch if result is zero (Z=1)
 add

 bce
 branch if signed =
 emaxd 16-bit unsigned maximum in RegD

 bgebranch 11 signed -cmark 10 klbgndenter background debug modeemaxm 16-bit unsigned maximum inbgtbranch if signed >memorybhibranch if unsigned >emind 16-bit unsigned minimum inbbcbranch if unsigned =eminm 16-bit unsigned minimum in bybranch if unsigned >emind 16-bit unsigned minimum in RegDbhsbranch if unsigned =eminm 16-bit unsigned minimum inbita8-bit and with RegA, sets CCRmemorybitb8-bit and with RegB, sets CCRemul RegY:D=RegY*RegD unsigned multblebranch if signed =emuls RegY:D=RegY*RegD signed mult blo branch if unsigned < bls branch if unsigned = blt branch if signed < bmi branch if result is negative RegB etbl 16-bit look up and branch if result is nonzero interpolation exg exchange register contents bne (Z = 0)bpl branch if result is positive fdiv 16-bit unsigned fractional (N=0)bra branch always brclr branch if bits are clear, result=0 brn branch never brnbranch neveribneincrement and branch ifbrsetbranch if bits are setresult?0bsetset bits in memoryidiv16-bit unsigned divide, X=D/Xbsrbranch to subroutineidivs16-bit signed divide, X=D/Xbvcbranch if overflow clearinc8-bit increment memorybvsbranch if overflow setinca8-bit increment RegAcallsubroutine in expanded memoryincb8-bit increment RegBcba8-bit compare RegA with RegBins16-bit increment RegSPclcclear carry bit, C=0inx16-bit increment RegX clc clear carry bit, C=0 cliclear I=0, enable interruptsiny16-bit increment RegYclr8-bit Memory clearjmpjump always clra RegA clear clrb RegB clear clv clear overflow bit, V=0 cmpa 8-bit compare RegA with memory cmpb 8-bit compare RegB with memory com 8-bit logical complement to Memory coma 8-bit logical complement to RegA

comb 8-bit logical complement to eora 8-bit logical exclusive or to RegA eorb 8-bit logical exclusive or to divide ibeq increment and branch if ibne increment and branch if inx 16-bit increment RegX jsr jump to subroutine lbcc long branch if carry clear lbcs long branch if carry set lbeq long branch if result is zero lbge long branch if signed = lbgt long branch if signed > lbhi long branch if unsigned > lbhs long branch if unsigned = lble long branch if signed =

```
lblolong branch if unsigned <</td>pulbpop 8 bits off stack into RegBlblslong branch if unsigned =pulcpop 8 bits off stack into RegCClbltlong branch if signed <</td>puldpop 16 bits off stack into RegDlbmilong branch if result ispulxpop 16 bits off stack into RegXnegativepulypop 16 bits off stack into RegYlbnelong branch if result isrevFuzzy logic rule evaluationnegororowwoighted Eugry rule outputien
 nonzero
 lbpl long branch if result is
 positive
 lbra long branch always
Ibralong branch neverror8-bit roll shift right Memorylbrclong branch if overflow clearror8-bit roll shift right RegAlbvslong branch if overflow setrorb8-bit roll shift right RegBldaa8-bit load memory into RegArtcreturn sub in expanded memoryldab8-bit load memory into RegBrtireturn from interruptldd16-bit load memory into RegSPsba8-bit subtract RegA=RegA-RegBldx16-bit load memory into RegYsbcb8-bit sub with carry from RegBleas16-bit load effective addr tosecset carry bit, C=1seiset I=1, disable interruptssevset overflow bit, V=1
 lbrn long branch never
 leax 16-bit load effective addr to X
leay 16-bit load effective addr to Y
lsr 8-bit logical right shift
momory
 memorv
memorystab8-bit store memory from RegBlsra8-bit logical right shift RegAstd16-bit store memory from RegDlsrb8-bit logical right shift RegBsts16-bit store memory from SPlsrd16-bit logical right shift RegDstx16-bit store memory from RegXmaxa8-bit unsigned maximum in RegAsty16-bit store memory from RegYmaxm8-bit unsigned maximum insuba8-bit sub from RegA
subasuba8-bit sub from RegAmemorysubb8-bit sub from RegBmemdetermine the membership gradesubd16-bit sub from RegDmina8-bit unsigned minimum in RegAswisoftware interrupt, trapminm8-bit unsigned minimum intabtransfer A to Bmemorytaptransfer A to CCmovb8-bit move memory to memorytbatransfer B to Amovw16-bit move memory to memorytbeqtest and branch if result=0mulRegD=RegA*RegBtbl8-bit look up and interrupt
 maxm 8-bit unsigned maximum in
 neg 8-bit 2's complement negate
 memory
 nega 8-bit 2's complement negate
 ReqA
 negb 8-bit 2's complement negate
 RegB
 oraa 8-bit logical or to RegA
 orab 8-bit logical or to RegB
 orcc 8-bit logical or to RegCC
 psha push 8-bit RegA onto stack
 pshb push 8-bit RegB onto stack
pshcpush 8-bit RegCC onto stacktystransfer X-1 to Spshdpush 16-bit RegD onto stackwaiwait for interruptpshxpush 16-bit RegX onto stackwavweighted Fuzzy logic averagepshypush 16-bit RegY onto stackxgdxexchange RegD with RegXpulapop 8 bits off stack into RegAxgdyexchange RegD with RegY
```

revw weighted Fuzzy rule evaluation rol 8-bit roll shift left Memory rola 8-bit roll shift left RegA rolb 8-bit roll shift left RegB ror 8-bit roll shift right Memory stab 8-bit store memory from RegB tbl 8-bit look up and interpolation tbne test and branch if result?0 tfr transfer register to register tpa transfer CC to A trap illegal op code, or software trap tsta 8-bit compare memory with zero tsta 8-bit compare RegA with zero tstb 8-bit compare RegB with zero tsx transfer S+1 to X tsy transfer S+1 to Y tst 8-bit compare memory with zero txs transfer X-1 to S

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)

ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	$EA = \{r + W\}$ (-32768 to 65535)

Motorola 6812 addressing modes

Pse	eudo c	ор		meaning
org	org			Specific absolute address to put subsequent object code
=		equ		Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl	.long	J	Allocate 32-bit long word(s) of storage with initialized values
ds d	s.b	rmb	.blkb	Allocate bytes of storage without initialization
ds.w		.blkw		Allocate bytes of storage without initialization
ds.l	•	blkl		Allocate 32-bit words of storage without initialization