

First: \_\_\_\_\_ Middle Initial: \_\_\_\_\_ Last: \_\_\_\_\_

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. ***Please read the entire quiz before starting.***

**(5) Question 1.**

**(5) Question 2.**

**(5) Question 3.**

**(5) Question 4.**

**(5) Question 5.**

**(5) Question 6.**

**(5) Question 7.**

**(5) Question 8.**

**(5) Question 9.**

**(5) Question 10.**

**(5) Question 11.**

**(5) Question 12.**

**(5) Question 13.**

**(5) Question 14.**


**(10) Question 15.**

**(10) Question 16.**

**(10) Question 17.**

For questions 1 and 2, consider the following C program.

```
xxxx short V=4;
void function(void){ yyyy short W=4;
}
```

(5) **Question 1.** What qualifier should be used for **xxxx** so that **V** is allocated in ROM? Select from **signed unsigned volatile const static extern**

(5) **Question 2.** What qualifier should be used for **yyyy** so that **W** is permanently allocated in RAM? Select from **signed unsigned volatile const static extern**

This Fifo queue can hold up to eight 16-bit data values, and the picture shows it currently is holding three values (shaded).

(5) **Question 3.** What value is returned if we were to call **Fifo\_Get** at this point?

(5) **Question 4.** Next, assume we call **Fifo\_Put**. What will be the new **PutPt** after we call **Fifo\_Put**?

Address	Contents	
\$3800		
\$3802		
\$3804		
\$3806		
\$3808	\$1234	← GetPt
\$380A	\$5678	
\$380C	\$9ABC	
\$380E		← PutPt

Questions 5 and 6 involve the following assembly code.

```
main lds #$4000
     ldy #1000
     pshy          ; pass 16-bit in parameter on stack
     jsr sub1
     puly          ; balance stack
     stop
data set xxx      ; binding of 16-bit local variable
in   set yyy      ; binding of 16-bit input parameter
sub1  pshx          ; save register X
     tsx           ; RegX stack frame
     leas -2,s     ; allocate 16-bit local variable called data
;****body of the subroutine
     ldd in,x     ; get a copy of in parameter
     std data,x   ; store into local variable data
;****end of body
     leas 2,s      ; deallocate data
     pulx          ; restore register X
     rts           ; return
```

(5) **Question 5.** What value should you use in the **xxx** position to implement the binding of the local variable, **data**?

(5) **Question 6.** What value should you use in the **yyy** position to implement the binding of the parameter, **in**?

(5) **Question 7.** Consider a 10-bit ADC with a range of 0 to +5V. What is the approximate resolution of this ADC? Give units.

(5) **Question 8.** What term do we use to describe it when the debugging code itself makes a small but acceptable change in the behavior of a software system?


(5) **Question 9.** To verify the proper functionality of a subroutine, we write a special main program that provides a known and repeatable sequence of inputs to the subroutine under test. In this way, each time the test subroutine is changed, we can be sure the change in output values is caused by the software modification and not due to a change in input values. What is this debugging procedure called?

The following 6812 assembly program implements a one-input four-output finite state machine. The input is on Port M bit 0 and the output is on Port T bits 3,2,1,0.

```

    org  $4000  Put in ROM

Stop  fcb  1          ;Output
      fdb  Stop,Run   ;Next
Run   fcb  5
      fdb  Turn,Run
Turn  fcb  10
      fdb  sss,ttt
Main  lds  #$4000
      bset DDRT,#$0F  ; PT3-0 outputs
      bclr DDRM,#$01  ; PM0 is input
      ldx  #Stop      ; RegX is the State pointer
FSM   yyy          ; RegA is Output value for this state
      staa PTT        ; Perform the output
      ldab PTM        ; Read input
      andb #$01       ; just interested in bit 0
      lslb            ; 2 bytes per 16 bit address
      abx             ; add 0,2 depending on input
      zzz          ; Next state depending on input
      bra  FSM
    
```




(5) **Question 10.** What should you put in the **sss, ttt** positions?

(5) **Question 11.** Which instruction causes an unfriendly operation?

(5) **Question 12.** What instruction (op code and operand) goes in the **yyy** position?

(5) **Question 13.** What instruction (op code and operand) goes in the **zzz** position?

(5) **Question 14.** Specify the resistor value for  $R_1$ , assuming LED current  $I_d$  is 2 mA, the LED voltage  $V_d$  is 1.5 V, and the gate output voltage  $V_{OL}$  is 0.5V.



**(10) Question 15.** Write a subroutine that generates one conversion on channel 4 of the 9S12C32 ADC and returns the 10-bit unsigned right-justified ADC conversion in Reg X (return by value). You may assume the ADC has already been enabled with the following function.

```

ADC_Init  movb  #80,ATDCTL2    ;ADPU=1 enables A/D
            movb  #08,ATDCTL3    ;sequence length=1
            movb  #04,ATDCTL4    ;10-bit A/D
            rts
    
```

Address	Bit 7	6	5	4	3	2	1	Bit 0	Name								
\$0082	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF	ATDCTL2								
\$0083	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0	ATDCTL3								
\$0084	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0	ATDCTL4								
\$0085	DJM	DSGN	SCAN	MULT	0	CC	CB	CA	ATDCTL5								
\$0086	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0	ATDSTAT0								
\$008B	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	ATDSTAT1								
\$008D	Bit 7	6	5	4	3	2	1	Bit 0	ATDDIEN								
\$0270	PTAD7	PTAD6	PTAD5	PTAD4	PTAD3	PTAD2	PTAD1	PTAD0	PTAD								
\$0272	DDRAD7	DDRAD6	DDRAD5	DDRAD4	DDRAD3	DDRAD2	DDRAD1	DDRAD0	DDRAD								
address	msb														lsb	Name	
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR7

**(10) Question 16.** Write a subroutine that outputs a null-terminated string to the SCI transmitter. An address to the string is pushed on the stack (call by reference). You may assume the SCI has already been enabled with the following function.

```

SCI_Init  movb  #0c,SCICR2    ;enable SCI
            movw  #1,SCIBD      ;baud rate=250000
            rts
    
```

Addr	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$00C8	BTST	BSPL	BRLD	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBD
\$00C9	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
\$00CB	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2
\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

An example calling sequence is

```

Message  fcb  "Hello world",0
Main     lds  #4000
            jsr  SCI_Init
            movw #Message,2,-sp ;push address on stack
            jsr  SCI_Out        ;your subroutine
            leas 2,s           ;balance stack
    
```

**(10) Question 17.** Assume 16-bit TCNT is enabled and running. Write an SWI handler that reads the value on TCNT and returns the result in Reg X (return by value). An example calling sequence

**swi**

After the software interrupt returns, RegX contains the value from TCNT. The SWI vector is located at \$FFF6.

## SWI

### Software Interrupt

## SWI

**Operation:**  $(SP) - \$0002 \Rightarrow SP; RTN_H : RTN_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$   
 $(SP) - \$0002 \Rightarrow SP; Y_H : Y_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$   
 $(SP) - \$0002 \Rightarrow SP; X_H : X_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$   
 $(SP) - \$0002 \Rightarrow SP; B : A \Rightarrow (M_{(SP)} : M_{(SP+1)})$   
 $(SP) - \$0001 \Rightarrow SP; CCR \Rightarrow (M_{(SP)})$   
 $1 \Rightarrow I$   
 (SWI Vector)  $\Rightarrow$  PC

**Description:** Causes an interrupt without an external interrupt service request. Uses the address of the next instruction after SWI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the SWI vector, and instruction execution resumes at that location. SWI is not affected by the I mask bit.

## RTI

### Return from Interrupt

## RTI

**Operation:**  $(M_{(SP)}) \Rightarrow CCR; (SP) + \$0001 \Rightarrow SP$   
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow B : A; (SP) + \$0002 \Rightarrow SP$   
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow X_H : X_L; (SP) + \$0004 \Rightarrow SP$   
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_H : PC_L; (SP) - \$0002 \Rightarrow SP$   
 $(M_{(SP)} : M_{(SP+1)}) \Rightarrow Y_H : Y_L; (SP) + \$0004 \Rightarrow SP$

**Description:** Restores system context after interrupt service processing is completed. The condition codes, accumulators B and A, index register X, the PC, and index register Y are restored to a state pulled from the stack. The X mask bit may be cleared as a result of an RTI instruction, but cannot be set if it was cleared prior to execution of the RTI instruction.

aba	8-bit add RegA=RegA+RegB	eminm	16-bit unsigned minimum in memory
abx	unsigned add RegX=RegX+RegB	emul	RegY:D=RegY*RegD unsigned mult
aby	unsigned add RegY=RegY+RegB	emuls	RegY:D=RegY*RegD signed mult
adca	8-bit add with carry to RegA	eora	8-bit logical exclusive or to RegA
adcb	8-bit add with carry to RegB	eorb	8-bit logical exclusive or to RegB
adda	8-bit add to RegA	etbl	16-bit look up and interpolation
addb	8-bit add to RegB	exg	exchange register contents
addd	16-bit add to RegD	fdiv	16-bit unsigned fractional divide
anda	8-bit logical and to RegA	ibeq	increment and branch if result=0
andb	8-bit logical and to RegB	ibne	increment and branch if result≠0
andcc	8-bit logical and to RegCC	idiv	16-bit unsigned divide, X=D/X
asl/lsl	8-bit left shift Memory	idivs	16-bit signed divide, X=D/X
asla/lsla	8-bit left shift RegA	inc	8-bit increment memory
aslb/lslb	8-bit arith left shift RegB	inca	8-bit increment RegA
asld/lslD	16-bit left shift RegD	incb	8-bit increment RegB
asr	8-bit arith right shift Memory	ins	16-bit increment RegSP
asra	8-bit arith right shift	inx	16-bit increment RegX
asrb	8-bit arith right shift to RegB	iny	16-bit increment RegY
bcc	branch if carry clear	jmp	jump always
bclr	clear bits in memory	jsr	jump to subroutine
bcs	branch if carry set	lbcc	long branch if carry clear
beq	branch if result is zero (Z=1)	lbcs	long branch if carry set
bge	branch if signed ≥	lbeq	long branch if result is zero
bgnd	enter background debug mode	lbge	long branch if signed ≥
bgt	branch if signed >	lbgt	long branch if signed >
bhi	branch if unsigned >	lbhi	long branch if unsigned >
bhs	branch if unsigned ≥	lbhs	long branch if unsigned ≥
bita	8-bit and with RegA, sets CCR	lble	long branch if signed ≤
bitb	8-bit and with RegB, sets CCR	lblo	long branch if unsigned <
ble	branch if signed ≤	lbls	long branch if unsigned ≤
blo	branch if unsigned <	lbtl	long branch if signed <
bls	branch if unsigned ≤	lbmi	long branch if result is negative
blt	branch if signed <	lbne	long branch if result is nonzero
bmi	branch if result is negative (N=1)	lbpl	long branch if result is positive
bne	branch if result is nonzero (Z=0)	lbra	long branch always
bpl	branch if result is positive (N=0)	lbrn	long branch never
bra	branch always	lbvc	long branch if overflow clear
brclr	branch if bits are clear,	lbvs	long branch if overflow set
brn	branch never	ldaa	8-bit load memory into RegA
brset	branch if bits are set	ldab	8-bit load memory into RegB
bset	set bits in memory	ldd	16-bit load memory into RegD
bsr	branch to subroutine	lds	16-bit load memory into RegSP
bvc	branch if overflow clear	ldx	16-bit load memory into RegX
bvs	branch if overflow set	ldy	16-bit load memory into RegY
call	subroutine in expanded memory	leas	16-bit load effective addr to SP
cba	8-bit compare RegA with RegB	leax	16-bit load effective addr to X
clc	clear carry bit, C=0	leay	16-bit load effective addr to Y
cli	clear I=0, enable interrupts	lsr	8-bit logical right shift memory
clr	8-bit Memory clear	lsra	8-bit logical right shift RegA
clra	RegA clear	lsrb	8-bit logical right shift RegB
clrb	RegB clear	lsrd	16-bit logical right shift RegD
clv	clear overflow bit, V=0	maxa	8-bit unsigned maximum in RegA
cmpa	8-bit compare RegA with memory	maxm	8-bit unsigned maximum in memory
cmpb	8-bit compare RegB with memory	mem	determine the membership grade
com	8-bit logical complement to Memory	mina	8-bit unsigned minimum in RegA
coma	8-bit logical complement to RegA	minm	8-bit unsigned minimum in memory
comb	8-bit logical complement to RegB	movb	8-bit move memory to memory
cpd	16-bit compare RegD with memory	movw	16-bit move memory to memory
cpx	16-bit compare RegX with memory	mul	RegD=RegA*RegB
cpy	16-bit compare RegY with memory	neg	8-bit 2's complement negate memory
daa	8-bit decimal adjust accumulator	nega	8-bit 2's complement negate RegA
dbeq	decrement and branch if result=0	negb	8-bit 2's complement negate RegB
dbne	decrement and branch if result≠0	ora	8-bit logical or to RegA
dec	8-bit decrement memory	orab	8-bit logical or to RegB
deca	8-bit decrement RegA	orcc	8-bit logical or to RegCC
decb	8-bit decrement RegB	psha	push 8-bit RegA onto stack
des	16-bit decrement RegSP	pshb	push 8-bit RegB onto stack
dex	16-bit decrement RegX	pshc	push 8-bit RegCC onto stack
dey	16-bit decrement RegY	pshd	push 16-bit RegD onto stack
ediv	RegY=(Y:D)/RegX, unsigned divide	pshx	push 16-bit RegX onto stack
edivs	RegY=(Y:D)/RegX, signed divide	pshy	push 16-bit RegY onto stack
emac	16 by 16 signed mult, 32-bit add	pula	pop 8 bits off stack into RegA
emaxd	16-bit unsigned maximum in RegD	pulb	pop 8 bits off stack into RegB
emaxm	16-bit unsigned maximum in memory	pulc	pop 8 bits off stack into RegCC
emind	16-bit unsigned minimum in RegD	puld	pop 16 bits off stack into RegD

pulx	pop 16 bits off stack into RegX	sty	16-bit store memory from RegY
puly	pop 16 bits off stack into RegY	suba	8-bit sub from RegA
rev	Fuzzy logic rule evaluation	subb	8-bit sub from RegB
revw	weighted Fuzzy rule evaluation	subd	16-bit sub from RegD
rol	8-bit roll shift left Memory	swi	software interrupt, trap
rola	8-bit roll shift left RegA	tab	transfer A to B
rolb	8-bit roll shift left RegB	tap	transfer A to CC
ror	8-bit roll shift right Memory	tba	transfer B to A
rora	8-bit roll shift right RegA	tbeq	test and branch if result=0
rorb	8-bit roll shift right RegB	tbl	8-bit look up and interpolation
rtc	return sub in expanded memory	tbne	test and branch if result≠0
rti	return from interrupt	tfr	transfer register to register
rts	return from subroutine	tpa	transfer CC to A
sba	8-bit subtract RegA=RegA-RegB	trap	illegal op code, or software trap
sbca	8-bit sub with carry from RegA	tst	8-bit compare memory with zero
sbcB	8-bit sub with carry from RegB	tsta	8-bit compare RegA with zero
sec	set carry bit, C=1	tstb	8-bit compare RegB with zero
sei	set I=1, disable interrupts	tsx	transfer S to X
sev	set overflow bit, V=1	tsy	transfer S to Y
sex	sign extend 8-bit to 16-bit reg	txs	transfer X to S
staa	8-bit store memory from RegA	tys	transfer Y to S
stab	8-bit store memory from RegB	wai	wait for interrupt
std	16-bit store memory from RegD	wav	weighted Fuzzy logic average
sts	16-bit store memory from SP	xgdx	exchange RegD with RegX
stx	16-bit store memory from RegX	xgdy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

### *Freescale 6812 addressing modes*

Pseudo op	meaning
<b>org</b>	Specific absolute address to put subsequent object code
<b>= equ</b>	Define a constant symbol
<b>set</b>	Define or redefine a constant symbol
<b>dc.b db fcb .byte</b>	Allocate byte(s) of storage with initialized values
<b>fcc</b>	Create an ASCII string (no termination character)
<b>dc.w dw fdb .word</b>	Allocate word(s) of storage with initialized values
<b>dc.l dl .long</b>	Allocate 32-bit long word(s) of storage with initialized values
<b>ds ds.b rmb .blkb</b>	Allocate bytes of storage without initialization
<b>ds.w .blkw</b>	Allocate bytes of storage without initialization
<b>ds.l .blk1</b>	Allocate 32-bit words of storage without initialization