___ Middle Initial: _____ Last:__ First: This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. Please read the entire quiz before starting. (5) Question 1. (5) Question 2. (5) Question 3. (5) Question 4. (5) Question 5. (5) Question 6. (5) Question 7. (5) Question 8. (5) Question 9. (5) Question 10. **(5)** Question 11. **(5) Question 12. (5) Question 13.** (5) Question 14.

(10) Question 15.	
(10) Question 16.	
(10) Question 17.	

For questions 1 and 2, consider the following C program.
xxxx short V=4;
void function(void){ yyyy short W=4;
}

(5) Question 1. What qualifier should be used for xxxx so that v is allocated in ROM? Select from signed unsigned volatile const static extern

(5) Question 2. What qualifier should be used for **yyyy** so that **W** is permanently allocated in RAM? Select from signed unsigned volatile const static extern

This Fifo queue can hold up to eight 16-bit data values, and the Address Contents picture shows it currently is holding three values (shaded).

(5) Question 3. What value is returned if we were to call Fifo_Get at this point?

(5) Question 4. Next, assume we call Fifo_Put. What will be the new PutPt after we call Fifo_Put?

\$3800 \$3802 \$3804 \$3806 \$3808 \$1234 \$380A \$5678 \$380C \$9ABC \$380E ← **GetPt**

Questions 5 and 6 involve the following assembly code.

```
main lds #$4000
    ldy #1000
    pshy
                ; pass 16-bit in parameter on stack
    jsr subl
    puly
                ; balance stack
    stop
data set xxx ; binding of 16-bit local variable
               ; binding of 16-bit input parameter
    set yyy
in
subl pshx
tsx
               ; save register X
               ; RegX stack frame
    leas -2,s ; allocate 16-bit local variable called data
;****body of the subroutine
    ldd in,x
               ; get a copy of in parameter
    std data, x ; store into local variable data
;****end of body
    leas 2,s ; deallocate data
    pulx
               ; restore register X
    rts
               ; return
```

(5) Question 5. What value should you use in the **xxx** position to implement the binding of the local variable, **data**?

(5) Question 6. What value should you use in the **yyy** position to implement the binding of the parameter, **in**?

(5) Question 7. Consider a 10-bit ADC with a range of 0 to +5V. What is the approximate resolution of this ADC? Give units.

(5) Question 8. What term do we use to describe it when the debugging code itself makes a small but acceptable change in the behavior of a software system?

(5) Question 9. To verify the proper functionality of a subroutine, we write a special main program that provides a known and repeatable sequence of inputs to the subroutine under test. In this way, each time the test subroutine is changed, we can be sure the change in output values is caused by the software modification and not due to a change in input values. What is this debugging procedure called?

The following 6812 assembly program implements a one-input four-output finite state machine. The input is on Port M bit 0 and the output is on Port T bits 3,2,1,0.

	org	\$4000 Put	: in	n ROM			1		
Stop	fcb fdb	1 Stop,Run	; Oi ; Ne	utput ext		Sto	op	\bigcap_{1}	Run
Run	fcb fdb	5 Turn , Run							5 0
Turn	fcb fdb	10 sss,ttt					0	Turn	
Main	lds bset bclr ldx	#\$4000 DDRT,#\$0F DDRM,#\$01 #Stop	;;;	PT3-0 c PMO is RegX is	outputs input the St	ate poir	nter	10	
FSM	<pre>yyy staa ldab andb lslb abx zzz bra</pre>	PTT PTM #\$01 FSM	;;;;;;;;;	RegA is Perform Read in just in 2 bytes add 0,2 Next st	o Output the ou put tereste per 16 depend cate dep	value : tput d in bit bit add ling on : pending o	for thi t 0 dress input on inpu	is stat 1t	e
	nra	r SM							

(5) Question 10. What should you put in the **sss**, **ttt** positions?

(5) Question 11. Which instruction causes an unfriendly operation?

(5) **Question 12.** What instruction (op code and operand) goes in the **yyy** position?

(5) Question 13. What instruction (op code and operand) goes in the zzz position?

(5) Question 14. Specify the resistor value for R_I , assuming LED current I_d is 2 mA, the LED voltage V_d is 1.5 V, and the gate output voltage V_{OL} is 0.5V.



(10) Question 15. Write a subroutine that generates one conversion on channel 4 of the 9S12C32 ADC and returns the 10-bit unsigned right-justified ADC conversion in Reg X (return by value). You may assume the ADC has already been enabled with the following function.

ADC_In:	it movb movb movb rts	#\$80 #\$08 #\$04	,ATDCTL2 ,ATDCTL3 ,ATDCTL4	;ADI ;sec ;10-	PU=1 ena quence] -bit A/I	ables A/ Length=1)	′D		
Address	Bit 7	6	5	4	3	2	1	Bit 0	N

Address	Bit	t 7	6		5		4	4		3		2		1	Bit	: 0	Name
\$0082	AD	PU	AFF	FC	AWA	٩I	ETR	IGLE	EJ	RIGP	ET	RIG	AS	CIE	ASC	CIF	ATDCTL2
\$0083	C)	S80	С	S40	r)	S2	2C		S1C	F	IFO	FF	Z1	FR	Z0	ATDCTL3
\$0084	SRE	ES8	SM	P1	SMP	0	PR	S4	F	PRS3	P	RS2	PF	RS1	PR	S0	ATDCTL4
\$0085	DJ	Μ	DSC	δN	SCA	N	MU	JLT		0	(CC	C	B	C	A	ATDCTL5
\$0086	SC	CF	0		ETO	RF	FIF	OR		0	0	CC2	C	C1	CC	20	ATDSTAT0
\$008B	CC	F7	CCI	F6	CCF	5	CC	CF4	(CCF3	С	CF2	CC	CF1	CC	F0	ATDSTAT1
\$008D	Bit	t 7	6		5		4	4		3		2		1	Bit	: 0	ATDDIEN
\$0270	PTA	AD7	PTA	D6	PTAI	5	PTA	AD4	P	ГAD3	PT	AD2	PT	AD1	PTA	D0	PTAD
\$0272	DDR	AD7	DDRA	AD6	DDRA	D5	DDR	AD4	DD	RAD3	DD	RAD2	DDF	RAD1	DDR	AD0	DDRAD
address	msb	-					-			-					-	lsb	Name
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR7

(10) Question 16. Write a subroutine that outputs a null-terminated string to the SCI transmitter. An address to the string is pushed on the stack (call by reference). You may assume the SCI has already been enabled with the following function.

SCI_Init movb #\$0c,SCICR2 ;enable SCI
movw #1,SCIBD ;baud rate=250000
rts

Addr	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$00C8	BTST	BSPL	BRLD	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBD
\$00C9	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
\$00CB	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2
\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

An example calling sequence is

	B							
Message	fcb '	fcb ^w Hello world",0						
Main	lds	#\$4000						
	jsr	SCI_Init						
	movw	<pre>#Message,2,-sp</pre>	;push	ado	dress	on	stack	
	jsr	SCI_Out	;your	sul	prouti	lne		
	leas	2,s	;bala	nce	stack	c		

(10) Question 17. Assume 16-bit TCNT is enabled and running. Write an SWI handler that reads the value on TCNT and returns the result in Reg X (return by value). An example calling sequence

swi

After the software interrupt returns, RegX contains the value from TCNT. The SWI vector is located at \$FFF6.

SWI	Software Interrupt	SWI
Operation:	$\begin{array}{l} (\mathrm{SP}) - \$0002 \Rightarrow \mathrm{SP}; \mathrm{RTN}_{H} : \mathrm{RTN}_{L} \Rightarrow (\mathrm{M}_{(\mathrm{SP})} : \mathrm{M}_{(\mathrm{SP+1})}) \\ (\mathrm{SP}) - \$0002 \Rightarrow \mathrm{SP}; \mathrm{Y}_{H} : \mathrm{Y}_{L} \Rightarrow (\mathrm{M}_{(\mathrm{SP})} : \mathrm{M}_{(\mathrm{SP+1})}) \\ (\mathrm{SP}) - \$0002 \Rightarrow \mathrm{SP}; \mathrm{X}_{H} : \mathrm{X}_{L} \Rightarrow (\mathrm{M}_{(\mathrm{SP})} : \mathrm{M}_{(\mathrm{SP+1})}) \\ (\mathrm{SP}) - \$0002 \Rightarrow \mathrm{SP}; \mathrm{B} : \mathrm{A} \Rightarrow (\mathrm{M}_{(\mathrm{SP})} : \mathrm{M}_{(\mathrm{SP+1})}) \\ (\mathrm{SP}) - \$0001 \Rightarrow \mathrm{SP}; \mathrm{CCR} \Rightarrow (\mathrm{M}_{(\mathrm{SP})}) \\ 1 \Rightarrow \mathrm{I} \\ (\mathrm{SWI} \ \mathrm{Vector}) \Rightarrow \mathrm{PC} \end{array}$	
Description:	Causes an interrupt without an external interrupt service in the address of the next instruction after SWI as a return address, index registers Y and X, accumulators the CCR, decrementing the SP before each item is stacked bit is then set, the PC is loaded with the SWI vector, and execution resumes at that location. SWI is not affected by	request. Uses Idress. Stacks B and A, and d. The I mask instruction the I mask bit.

RII	Return from Interrupt REII
Operation:	$\begin{array}{l} (M_{(SP)}) \Rightarrow CCR; (SP) + \$0001 \Rightarrow SP \\ (M_{(SP)} \colon M_{(SP+1)}) \Rightarrow B : A; (SP) + \$0002 \Rightarrow SP \\ (M_{(SP)} \colon M_{(SP+1)}) \Rightarrow X_{H} : X_{L}; (SP) + \$0004 \Rightarrow SP \\ (M_{(SP)} \colon M_{(SP+1)}) \Rightarrow PC_{H} : PC_{L}; (SP) - \$0002 \Rightarrow SP \\ (M_{(SP)} \colon M_{(SP+1)}) \Rightarrow Y_{H} : Y_{L}; (SP) + \$0004 \Rightarrow SP \end{array}$
Description:	Restores system context after interrupt service processing is completed. The condition codes, accumulators B and A, index register X, the PC, and index register Y are restored to a state pulled from the stack. The X mask bit may be cleared as a result of an RTI instruction, but cannot be set if it was cleared prior to execution of the RTI instruction.

aba &-bit add RegA=RegA+RegB abx unsigned add RegY=RegY+RegB abx unsigned add RegY=RegY+RegB aby unsigned add RegY=RegY+RegB adca &-bit add with carry to RegA adca &-bit add with carry to RegA adca &-bit add to RegA adda &-bit add to RegA adda &-bit add to RegD adda &-bit logical and to RegA adda &-bit logical and to RegB andcx &-bit logical and to RegC asla/Isl &-bit left shift RegD asr &-bit arith left shift RegB asr & b-bit arith right shift arth right shift b ble branch if signed ≤ ble branch if unsigned < ble branch if unsigned ≤ ble branch if result is negative (N=1) ble branch if result is nonzero (2=0) ble branch if result is nonzero (2=0) ble branch if result is nonzero (2=0) bra branch if signed ≤ bro branch if signed = bro bro signed = bro

pulx	pop 16 bits off stack into RegX
puly	pop 16 bits off stack into RegY
rev	Fuzzy logic rule evaluation
revw	weighted Fuzzy rule evaluation
rol	8-bit roll shift left Memory
rola	8-bit roll shift left RegA
rolb	8-bit roll shift left RegB
ror	8-bit roll shift right Memory
rora	8-bit roll shift right RegA
rorb	8-bit roll shift right RegB
rtc	return sub in expanded memory
rti	return from interrupt
rts	return from subroutine
sba	8-bit subtract RegA=RegA-RegB
sbca	8-bit sub with carry from RegA
sbcb	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg
staa	8-bit store memory from RegA
stab	8-bit store memory from RegB
std	16-bit store memory from RegD
sts	16-bit store memory from SP
stx	16-bit store memory from RegX

```
sty 16-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result=0
tbl 8-bit look up and interpolation
tbne test and branch if result≠0
tfr transfer register to register
tpa
          transfer CC to A
trap illegal op code, or software trap
tst 8-bit compare memory with zero
tsta 8-bit compare RegA with zero
tstb 8-bit compare RegB with zero
tsx transfer S to X
tsy transfer S to Y
tsy
txs transfer X to S
tys transfer Y to S
wai wait for interrupt
wav weighted Fuzzy logic average
xgdx exchange RegD with RegX
xgdy exchange RegD with RegY
```

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	$EA=\{r+D\}$
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Freescale 6812 addressing modes

udo oj	р		meaning
			Specific absolute address to put subsequent object code
equ			Define a constant symbol
			Define or redefine a constant symbol
db	fcb	.byte	Allocate byte(s) of storage with initialized values
			Create an ASCII string (no termination character)
dw	fdb	.word	Allocate word(s) of storage with initialized values
dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds.	b rmb	.blkb	Allocate bytes of storage without initialization
		.blkw	Allocate bytes of storage without initialization
		.blkl	Allocate 32-bit words of storage without initialization
	udo oj equ db dw dl ds.]	udo op equ db fcb dw fdb dl ds.b rmb	udo op equ db fcb .byte dw fdb .word dl .long ds.b rmb .blkb .blkw .blkl