First:	Last:						
This is a close	sed book exam. You must put your answers on this piece of paper only. You						
have 50 minutes, so allocate your time accordingly. <i>Please read the entire quiz before starting.</i>							
(5) Question 1.							
(5) Question 2.							
(5) Question 3.							
(5) Question 4.							
(5) Question 5.							
(15) Question 6.	PM4 PM3 PM2 PM1 PM0						
(5) Question 7.							
(5) Question 8.							
(5) Question 9.							
(5) Question 10.							

(5) Question 11.	
(5) Question 12.	
(30) Question 13.	org \$3800 ; RAM Second rmb 1 ; increment this every second
	org \$4000 ; EEPROM main lds #\$4000 ; initialize stack ; initialize output compare 7
	loop bra loop ; main program does nothing
	;output compare 7 interrupt service routine OC7han
	; set the output compare interrupt vector
	org \$FFFE fdb main ; reset vector

(5) **Question 1.** Specify the proper order of events occurring during the context switch from foreground (main program) to background (interrupt service routine, ISR). *Push registers* means Push PC, Y, X, A, B, and CCR on the stack.

A) Finish instruction, push registers, I=1, PC=vector, execute ISR.

B) Finish instruction, push registers, clear trigger flag, I=1, PC=vector, execute ISR.

C) Finish instruction, push registers, I=0, PC=vector, execute ISR.

D) Finish instruction, I=1, push registers, PC=vector, execute ISR.

E) Finish instruction, I=1, push registers, clear trigger flag, PC=vector, execute ISR.

F) Finish instruction, I=0, push registers, PC=vector, execute ISR.

G) None of the above

(5) Question 2. Consider a 12-bit ADC with a range of 0 to +5V. What is the approximate resolution of this ADC? Give units.

(5) Question 3. There are three decimal fixed-point numbers. The height, **H**, and the width, **W**, have a resolution of 0.01 cm. The area, **A**, has a fixed-point resolution of 0.01 cm². Let **IH** be the integer part of **H**, let **IW** be the integer part of **W**, and let **IA** be the integer part of **A**... The goal is to calculate area, $\mathbf{A} = \mathbf{H}^*\mathbf{W}$. Show the mathematical equation needed to calculate **IA** in terms of **IH**, **IW** and numerical constants. Your answer will look something similar to **IA** = **IH**+**IW***2

Questions 4 and 5 involve the following assembly program involving one 16-bit parameter passed on the stack and one 8-bit local variable, also on the stack.

```
main lds
          #$4000
     movw #1000,2,-sp ; pass 16-bit in parameter on stack
     jsr sub2
     leas 2,s ; balance stack, discarding the in parameter
here bra here
in set xxx ; binding of 16-bit input parameter
cnt set yyy ; binding of 8-bit local variable
sub2 des
                 ; allocate 8-bit local variable called cnt
     psha ; save register A
pshx ; save register X
                ; save register A
;****body of the subroutine
; .....other stuff.....
     ldx in, sp ; get a copy of in parameter
     staa cnt, sp ; store into local variable cnt
; .....other stuff.....
;****end of body
     pulx ; restore register X
     pula
               ; restore register A
                 ; deallocate cnt
     ins
     rts
                  ; return
```

(5) Question 4. What value should you use in the **xxx** position to implement the binding of the parameter, **in**?

(5) Question 5. What value should you use in the **yyy** position to implement the binding of the local variable, **cnt**?

(15) Question 6. Design a 5-bit DAC converter interfaced to PM4, PM3, PM2, PM1, and PM0. The range should be 0 to +5V. You may use any resistance value from $1k\Omega$ to $1M\Omega$, but please specify the resistor values.

(5) Question 7. What event triggers the start of an ADC conversion on the 6812?

A) The software writes to the ATDCTL3 register.

B) The software writes to the ATDCTL4 register.

C) The software writes to the ATDCTL5 register.

D) The ADC is automatically started by hardware.

E) Software sets the ADPU bit in the ATDCTL2 register.

F) Software read ATDSTAT0 with SCF set, followed by reading the result register.

G) None of these choices is correct.

The following 6812 assembly program implements a one-input four-output finite state machine. The input is on Port M bit 0 and the output is on Port T bits 3,2,1,0. org \$4000 Put in ROM

				1
Stop	fcb	7	;(Dutput
	fdb	Stop,Go	;1	Next $\left(\begin{array}{c} \left(\begin{array}{c} \operatorname{Stop} \right) \\ \operatorname{Stop} \end{array} \right)$
Go	fcb	3		(0) (-7) (1)
	fdb	sss,ttt		
Brake	e fcb	5		1 1 (1)
	fdb	Stop,Go		0 Brake
Main	lds	#\$4000		
	bset	ddrt,#\$0f	;	PT3-0 outputs 5
	bclr	DDRM , #\$01	;	PMO is input
	ldy	#Stop	;	RegY is the State pointer
FSM	ууу		;	RegB is Output value for this state
	stab	PTT	;	Perform the output
	ldab	PTM	;	Read input
	andb	#\$01	;	just interested in bit O
	lslb		;	2 bytes per 16 bit address
	aby		;	add 0,2 depending on input
	ZZZ		;	Next state depending on input
	bra	FSM		

(5) Question 8. What should you put in the **sss**, ttt positions?

(5) Question 9. What instruction (op code and operand) goes in the yyy position?

(5) Question 10. What instruction (op code and operand) goes in the zzz position?

(5) Question 11. Why do we use a *Fifo* queue in a producer/consumer system to pass data between the foreground and the background? Choose the best answer.

A) Because the *Fifo* queue data is stored on the stack, making the system reentrant.

B) Because the *Fifo* queue has an unlimited amount of storage, allowing both the producer and consumer to operate at full speed.

C) Because the *Fifo* queue temporarily stores data, decoupling the execution of the producer and the consumer. If there is room in the *Fifo*, the producer can run. If there is data in the *Fifo* the consumer can run.

D) All of A, B, and C are correct.

E) None of A, B, and C are correct.

(5) Question 12. Why do we use local variables instead of globals? Choose the best answer.

A) Local variables have a more limited scope than global variables, simplifying the interaction between modules in a modular design.

B) If storage is only needed temporarily, then local variables allow RAM memory to be reused.

C) When a subroutine is called both by the main program and by an interrupt service routine, local variables will not create a critical section (i.e., it will be reentrant).

D) All of A, B, and C are correct.

E) None of A, B, and C are correct.

(30) Question 13. Assume the PLL is not active, and the E clock is 4 MHz. Design a system that increments an 8-bit global variable called **Second**, every 1 second. Show the main program (including ritual), the output compare 7 interrupt service routine, and the output compare interrupt vector. The main program initializes **Second**=0, activates output compare 7 interrupts, and then performs a do-nothing loop. The output compare 7 interrupt service routine increments the variable **Second**. Additional global variables are allowed, but not needed.

 dbeq Y,loop
 movb #100,PTT

 dbne
 decrement and branch if result≠0
 movw 16-bit move memory to memory
 dbne A,loop dec 8-bit decrement memory dec 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP 16-bit decrement RegX dex dey 16-bit decrement ReqY

movw #13,SCIBD mul RegD=RegA*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegA negb 8-bit 2's complement negate RegB oraa 8-bit logical or to RegA 8-bit 2's complement negate memory oraa 8-bit logical or to RegA orab 8-bit logical or to RegB 8-bit logical or to RegA

orcc	8-bit logical or to RegCC
psha	push 8-bit RegA onto stack
pshb	push 8-bit RegB onto stack
pshc	push 8-bit RegCC onto stack
pshd	push 16-bit RegD onto stack
pshx	push 16-bit RegX onto stack
pshy	push 16-bit RegY onto stack
pula	pop 8 bits off stack into RegA
pulb	pop 8 bits off stack into RegB
pulc	pop 8 bits off stack into RegCC
puld	pop 16 bits off stack into RegD
pulx	pop 16 bits off stack into RegX
puly	pop 16 bits off stack into RegY
rev	Fuzzy logic rule evaluation
revw	weighted Fuzzy rule evaluation
rol	8-bit roll shift left Memory
rola	8-bit roll shift left RegA
rolb	8-bit roll shift left RegB
ror	8-bit roll shift right Memory
rora	8-bit roll shift right RegA
rorb	8-bit roll shift right RegB
rtc	return sub in expanded memory
rti	return from interrupt
rts	return from subroutine
sba	8-bit subtract RegA-RegB
sbca	8-bit sub with carry from RegA
sbcb	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg
	sex B,D
staa	8-bit store memory from RegA

stab std sts stx sty suba subb	8-bit store memory from RegB 16-bit store memory from RegD 16-bit store memory from SP 16-bit store memory from RegX 16-bit store memory from RegY 8-bit sub from RegA 8-bit sub from RegB
subd	16-bit sub from RegD
swi	software interrupt, trap
tab	transfer A to B
tap	transfer A to CC
tba	transfer B to A
tbeq	test and branch if result=0
	tbeq Y,loop
tbl	8-bit look up and interpolation
tbne	test and branch if result≠0
-	tbne A, loop
tir	transfer register to register
	tir X,Y
tpa	transfer CC to A
trap	illegal instruction interrupt
trap	illegal op code, or software trap
tst	8-bit compare memory with zero
tsta	8-bit compare RegA with zero
tstb	8-bit compare RegB with zero
tsx	transfer S to X
tsy	transfer S to Y
txs	transfer X to S
tys	transfer Y to S
waı	wait for interrupt
wav	weighted Fuzzy logic average
xgax	exchange kegu with RegX
xgdy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q , r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Freescale 6812 addressing modes

Pse	udo oj	р		meaning					
org				Specific absolute address to put subsequent object code					
=	= equ			Define a constant symbol					
set				Define or redefine a constant symbol					
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values					
fcc				Create an ASCII string (no termination character)					
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values					
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values					
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization					
ds.w			.blkw	Allocate bytes of storage without initialization					
ds.l			.blkl	Allocate 32-bit words of storage without initialization					

Address	Bi	t 7	6		5		4			3		2		1]	Bit 0		Name
\$0082	AD	PU	AFF	FC	AWAI		ETRIGLE		E	ETRIGP		ETRIG		ASCIE		ASCIE		7	ATDCTL2
\$0083	0)	S80	С	S4C		S2C			S1C		FIFO		FRZ1		FRZ0			ATDCTL3
\$0084	SRE	ES8	SMI	P1	SMP0		PR	S4		PRS3		PRS2		PRS1		PRS0			ATDCTL4
\$0085	DJ	М	DSC	SGN SCAN		N	MULT			0		CC		CB		CA			ATDCTL5
\$0086	SC	CF	0		ETOF	RF	FIFOR			0		CC2		CC1			CC0		ATDSTAT0
\$008B	CC	F7	CCI	F6	CCF5		CCF4			CCF3		CCF2		CCF1		CCF0			ATDSTAT1
\$008D	Bi	t 7	6		5		4			3		2		1		Bit 0			ATDDIEN
\$0270	PTA	D7	PTA	D6	PTAD5		PTAD4		I	PTAD3		PTAD2		РТ	'AD1	PTAD)	PTAD
\$0272	DDR	AD7	DDRA	AD6	DDRAD5		DDRAD4		D	DDRAD3		DDRAD2		DDRAD1		DDRAD0		00	DDRAD
address	msb	-	-														1	sb	Name
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1		0	ATDDR7
address	msb	-			-														lsb Name
\$0044	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TCNT
\$0050	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC0
\$0052	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC1
\$0054	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC2
\$0056	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC3
\$0058	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC4
\$005A	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC5
\$005C	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC6
\$005E	15	14	13	12	11	10	9		8	7	6	5	4	4	3	2	1		0 TC7
Address	B	it 7	6		5		4			3	2	2		1		Bit 0	1	Vamo	e
\$0046	T	EN	TSW	'AI	TSBC	K	TFFC	ĊA		0	()		0		0		FSCI	R1
\$004D	Т	OI	0		0		0		TC	CRE	PI	R2		PR1		PR0		FSCI	R2
\$0040	IC	DS7	IOS	6	IOS5		IOS	4	IC	DS3	IO	S2]	IOS1		IOS0	0 TIOS		
\$004C	C	C7I	C6	I	C5I		C41		C	231	C	2I		C1I		COI	COI TIE		
\$004E	C	7F	C6	F	C5F		C4F	7	C3F		C.	C2F		C1F		C0F	COF TFL		31
\$004F	Т	OF	0		0		0			0	()		0		0	TFLO		32
TSCR1 i	TSCR1 is the first 8-bit timer control register																		
	bit 7 T	EN , 1	allows	the tin	ner to fu	inctio	n nor	mally	, 0 m	neans d	isable	timer	inc	ludin	g TCN	T			
TSCR2 is	TSCR2 is the second 8-bit timer control register																		
bits 21.0 are DD2 DD2 DD1 DD0 which calcut the rate lat p be the 2 bit number formed by DD2 DD1 DD0																			

bits 2,1,0 are PR2, PR1, PR0, which select the rate, let \mathbf{n} be the 3-bit number formed by PR2, PR1, PR0

without PLL **TCNT** is $4MHz/2^n$, with PLL **TCNT** is $24MHz/2^n$, **n** ranges from 0 to 7

TIOS is the 8-bit output compare select register, one bit for each channel (1 = output compare, 0 = input capture)**TIE** is the 8-bit output compare arm register, one bit for each channel (1 = armed, 0 = disarmed)

·			
Vector	Interrupt Source or		Local
Address	Trigger flag	Enable	Arm
\$FFFE	Reset	none	none
\$FFEE	Timer Channel 0, C0F	I bit	TIE.C0I
\$FFEC	Timer Channel 1, C1F	I bit	TIE.C1I
\$FFEA	Timer Channel 2, C2F	I bit	TIE.C2I
\$FFE8	Timer Channel 3, C3F	I bit	TIE.C3I
\$FFE6	Timer Channel 4, C4F	I bit	TIE.C4I
\$FFE4	Timer Channel 5, C5F	I bit	TIE.C5I
\$FFE2	Timer Channel 6, C6F	I bit	TIE.C6I
\$FFE0	Timer Channel 7, C7F	I bit	TIE.C7I