Recap

9S12 Architecture, registers Execution thinking about simplified bus cycles Memory map: I/O, RAM, EEPROM

Overview

Continuation of execution Stack Subroutines Parallel port, direction registers

Start with first question of Worksheet 5

Question 1. What are the six phases of execution?

2.4. Simplified 9S12 Machine Language Execution




Figure 2.6. Block diagram of a simplified 9S12 computer.

The **bus interface unit** (BIU)

- reads data from the bus during a read cycle,
- writes data onto the bus during a write cycle.
- always drives the address bus and the control signals
- effective address register (EAR) contains the data address

The control unit (CU) (EE306, EE360M, EE360N)

- orchestrates the sequence of operations
- issues commands to ALU, BIU
- instruction register (IR) contains the op code

The registers

- high-speed storage devices located in the processor
- do not have addresses like regular memory
- specific functions explicitly defined by the instruction
- Accumulators contain data (A, B, D)
- Index registers contain addresses (X, Y)
- **Program counter** (PC) points to instruction to execute next
- Stack pointer (SP) points to the top element on the stack
 - context switch when calling and returning from a function
 - pass parameters
 - save temporary information
 - implement local variables
- Condition code register (CCR) the status of the previous operation


The **arithmetic logic unit** (ALU)

- Arithmetic operations
 - Addition
 - Subtraction
 - Multiplication
 - Division


- Logic operations •
 - And
 - Or
 - Exclusive or
 - Shift

The **bus**

- address where or which module •
- data what
- control when and direction .



A read cycle copies data from RAM, ROM or input device into the processor.



A write cycle copies data from the processor into RAM, or output device.

Phase 1	Function Op code fetch Operand fetch	<u>R/W</u> read read	Address PC++ PC++	<u>Comment</u> Put op code into IR Immediate or calculate EA	
2	Decode instruction			Figure out what to do	
3	Evaluation address	none		Determine EAR	
4	Data read	read	SP,EAR	Data passes through ALU,	
5	Free cycle	read	PC/SP/\$FFFF	ALU operations, set CCR	
6	Data store		write SP,	EAR	
Result	ts stored in memory			LDAA Load Accumulator A	LDAA
Ouestio	n 2. Assume this listing file	output		$\textbf{Operation:} \qquad (M) \Rightarrow A$	

estion 2. Assume this listing Ծաւր \$5000 B60258 ldaa \$0258 Part a) What addressing mode is it? Part b) What happens when it executes? Part c) Show the simplified bus cycles as it executes

Loads the content of memory location M into accumulator A. The condi-tion codes are set according to the data. Condition Codes and Boolean Formulas: хнім г и

- - - - <u>A</u> <u>A</u> 0 -Set if MSB of result is set: cleared otherwise N: Set if result is \$00; cleared otherwise. Z V: 0; Cleared.

Addressing Modes, Machine Code, and Execution Times:

Description:

Source Form	Address Mode	Object Code	Cycles	Access Detail
LDAA #opr8i	IMM	86 ii	1	р
LDAA opr8a	DIR	96 dd	3	rfP
LDAA opr16a	EXT	B6 hh 11	3	rOP
LDAA oprx0_xysp	IDX	A6 xb	3	rfP
LDAA oprx9,xysp	IDX1	A6 xb ff	3	rPO
LDAA oprx16,xysp	IDX2	A6 xb ee ff	4	frPP
LDAA [D,xysp]	[D,IDX]	A6 xb	6	fIfrfP
LDAA [oprx16,xysp]	[IDX2]	A6 xb ee ff	6	fIPrfP

Notgate example	e similar	to Lectur	e 2 (dif	ferent ports)	
Action:	Start	TExaS.	open	NotGate2.uc	•

ACTION:	Start	TExas, oper	1 NOTGa	ate2.uc		Addressi
	Assem	ble, tile wi	indows			Sou
Observe: components	See	listing	file	е, е	xplain	LDAA #opro LDAA opro LDAA opro LDAA opro LDAA opro
Address Dat	ta		Inst	ruction	S	LDAA oprx LDAA [D,x]
		;not	gate	8/2	8/2010	LDAA [opro
9:01:38 PM						
\$0258		PTP	equ	\$0258	;Port	P I/O
\$025A		DDRP	equ	\$025A	;Direc	tion
\$0242		DDRT	equ	\$0242	;Direc	tion
\$0240		PTT	equ	\$0240	;Port	T I/O
\$2000			org	\$2000		

\$4003 \$4005 \$4008	7A025A 8600 7A0242	main	ldaa		;debugger
\$4012	7A0258	loop	ldaa eora staa bra	#\$80	;input ;not gate ;output
\$FFFE \$FFFE	4000		org fdb	\$FFFE main	

Draw a matrix showing PC, A, SP, IR, EAR, PTP, PTT Draw a memory model of this system Hand execute, showing simplified bus cycles Action: Single step and compare to table

Do another example of a relative branch

Assume bra there is at \$5000 Assume there is at \$5036 What is machine code?

Why doesn't this relative branch work

Assume bra there is at \$6000 Assume there is at \$6096 What is machine code?

How to fix this?

lbra there ; uses 16-bit relative addressing
jmp there ; uses 16-bit extended mode addressing

Classical definition of the stack

- push saves data on the top of the stack,
- pull removes data from the top of the stack
- stack implements last in first out (LIFO) behavior
- stack pointer (SP) points to top element

Many uses of the stack

- temporary calculations
- subroutine (function) return addresses
- subroutine (function) parameters
- local variables

\$4000			org	\$4000
\$4000	CF4000	main	lds	#\$4000
\$4003	8601		ldaa	#1
\$4005	36		psha	
\$4006	8602		ldaa	#2
\$4008	36		psha	
\$4009	8603		ldaa	#3
\$400B	36		psha	




Figure 2.5. Stack picture as three numbers are pushed. Draw a matrix showing PC, A, SP, IR, EAR Draw a memory model of this system Hand execute up to first psha, showing simplified bus cycles

2.8. Subroutines

functions, which return values, *procedures*, which do not

We use the term **subroutine** all subprograms

- whether or not they return a value
- develop modular software
- called by either **bsr** or **jsr**
- subroutine returns using rts

unsigned char Flag;	
unsigned short Data;	<pre>void main(void){</pre>
<pre>void Set(void){</pre>	Set();
Data = 1000;	while(1){};
Flag = 1;	}
}	

\$2000	org \$2000
\$2000	Flag rmb 1
\$2001	Data rmb 2
\$4000	org \$4000
	;*****Set************
	; Set Data=1000, and Flag=1
	; Input: None
	; Output: None
\$4000 180303E82001	Set movw #1000,Data ;3
\$4006 180B012000	movb #1,Flag ;4
\$400B 3D	rts ;5
\$400C CF4000	main lds #\$4000 ;1
\$400F <mark>07EF</mark>	bsr Set ;2
\$4011 20FE	loop bra loop ;6
ŞFFFE	org \$fffe
\$FFFE 400C	fdb main

Program 2.1. Listing file showing how to use the **bsr** *and* **rts** *instructions to implement a subroutine.* **Draw a matrix showing PC, SP, IR, EAR**

Draw a memory model of this system

Hand execute up to first psha, showing simplified bus cycles

Opcode fetchR0x400F0x07from ROMPhase IOperand fetchR0x40100xEFfrom ROMPhase IStack storelsbW0x3FFF0x11to RAMPhase 6Stack storemsbW0x3FFE0x40to RAMPhase 6

Before bsr After bsr Stacl main Set Data = 1000 Set Flag = 0SP movw movb #1000,Data #1,Flag return Set #1000,D #1,Flag rts main lds →bsr loop bra rts lds bsr bra #\$4000 **Set** loop #\$4000 Set ;1;2;6 main loor 1000

Figure 2.12. The stack before and after execution of the bsr instruction.Opcode fetchR 0x4009 0x3D from ROMPhase 1Stack read msbR 0x3FFE 0x40 from RAMPhase 4Stack read lsbR 0x3FFF 0x06 from RAMPhase 4




Figure 2.13. The stack before and after execution of the **rts** instruction.

2.9. Input/Output 9S12DP512/9S12DG128

A microcontroller is a complete microcomputer in a single chip. In the **single chip operating mode**, the 9S12DP512/9S12DG128 is a microcontroller, where all its I/O ports are available. Look at Ports A and B.

I/O ports




Figure 2.14. The input/output direction of a bidirectional port is specified by its direction register.

DDRH, DDRP, DDRJ, DDRT, specify if corresponding pin

0 means input

1 means output

Where to find addresses for PTH DDRH?


Book, Chapter 4, Program 4.3 (should have been in the index) 9S12DP512 data sheet Port12.rtf file as part of TExaS install My favorite is the TExaS help system

Question 3. Write code to make Port H bits 7,5,3,1 output, bits 6,4,2,0 input

Lab 1. Logic Function

The specific function you will implement is $T = \overline{P} \& \overline{H}$

This means the LED will be on if and only if the \mathbf{P} switch and the \mathbf{H} switch are both not pressed, as shown in Figure 1.1.






Figure 1.1. TExaS IO window showing the door is unlocked.

- 1. System specification, plan for test
- 2. Data flow
- 3. Flowchart
- 4. Pseudocode
- 5. Assembly
- 6. Simulation, testing
- 7. Build real system, testing (not required for Lab 1)

```
Approach -> start with template
       ; Program written by: Your Name
; Date Created: 1/4/2012 6:06:11 PM
; Last Modified: 1/4/2012 6:06:18 PM
; Section 1-2pm
                   TA: Nachiket Kharalkar
; Lab number: 1
; Brief description of the program
; The overall objective of this system is a digital lock
; Hardware connections
 PH2 is switch input H
  PP2 is switch input P
 PT2 is LED output T (on means unlocked)
; The specific operation of this system
  unlock if P is not pressed and H is not pressed
;
;I/O port definitions on the 9S12DG128
PTH
        equ $0260 ; Port H I/O Register
        equ $0262 ; Port H Data Direction Register
DDRH
PTP
        equ $0258 ; Port P I/O Register
         equ $025A ; Port P Data Direction Register
DDRP
PTT
        equ $0240 ; Port T I/O Register
DDRT
        equ $0242 ; Port T Data Direction Register
      org $2000
                 ; 8 kibibytes of RAM
                  ; Global variables (none required)
      org $4000
                  ; flash EEPROM
main
;Software performed once at the beginning
1000
;Software repeated over and over
     bra loop
      org $FFFE
                    ;Starting address
      fdb main
Program 1.2. Assembly language template.
 ****start TExaS show Lab1.rtf****
```

The bottom line

Computer executes one instruction at a time Stack is used for temporary data, return address Subroutines allow for modular programming I/O ports allow data to flow into/out of computer Usually, we set DDR once at the beginning