(10) Question 1. Design a circuit that takes an 8.4V NiMH battery and produces a 5V power supply for an embedded system. In sleep mode the system needs 0.5 mA of current, and in active mode the system requires 200 mA of current. Show all part numbers, but do not worry about exact values for the resistors, capacitors and inductors. It runs in sleep mode 99% of the time and runs in active mode 1% of the time.

(5) Question 2. Consider a quantitative data acquisition system that measures voltage versus time. The input voltage range is 0 to 2.5 V. The ADC is 14 bits. The microcontroller crystal is 48 MHz. The bus clock is 48 MHz. The ADC is clocked such that the maximum sampling rate is 125 kHz. A periodic timer triggers an interrupt at 1 kHz (every 1 ms), and the timer ISR starts the ADC, waits for the ADC to complete, and stores the result into an array. The array can hold 1024 samples. Hardware averaging is selected so each sample is the average of four ADC conversions. The array fills up in 1024ms. Once the array is full the timer interrupt is disarmed, and a DFT (FFT) is performed on the data. What is the frequency resolution represented in these digital samples? Show your work.
(15) **Question 3.** The goal is to transmit data from left to right using SSI. The microcontroller on the left is master and the one on the right is the slave. When the left microcontroller wishes to transmit 8 bits of data, it calls this function

```c
void SSI_Out(uint8_t data) {
    while((SSI0_SR_R&0x00000002)==0){};
    SSI0_DR_R = data;
}
```

**Part a)** Assume the master (one on the left) has SPH=0, SPO=1, and DSS=7 in the SSI0_CR0_R register. What are the correct configurations for SPH, SPO, and DSS in the slave (one on the right)?

- SPH =
- SPO =
- DSS =

**Part b)** The master will be calling `SSI_Out` inside a periodic ISR, so we have to assure the time to complete the ISR is short and bounded. Assume the SSI is idle and the master calls `SSI_Out` N times in order to transmit N bytes to the slave during that ISR. What is the maximum value that N can be so that the master is guaranteed that the busy-wait loop in `SSI_Out` never spins? Assume the software is faster (bus clock at 80 MHz) than the SSI hardware (SSI clock at 1 MHz). Justify your answer.

**Part c)** Which pins in the hardware interface can be disconnected and still have the interface function as described? If no pin can be removed, specify none. If multiple pins could be removed, list them all.
(15) **Question 4.** This software increments the counter on the falling edge of PC4. Edit the following two functions so the counter is incremented on the **rising edge** of PC6 instead of the falling edge of PC4. Change the priority to level 2. Cross out parts of the code you wish to delete and insert necessary additions.

```c
volatile uint32_t Counter = 0;

void EdgeCounter_Init(void){
    SYSCTL_RCGCGPIO_R |= 0x04;
    Counter = 0;
    GPIO_PORTC_DIR_R &= ~0x10;
    GPIO_PORTC_DEN_R |= 0x10;
    GPIO_PORTC_IS_R &= ~0x10;
    GPIO_PORTC_IBE_R &= ~0x10;
    GPIO_PORTC_IEV_R &= ~0x10;
    GPIO_PORTC_IM_R |= 0x10;
    NVIC_PRI0_R = (NVIC_PRI0_R&0xFF00FFFF)|0x00A00000;
    NVIC_EN0_R = 4;
    EnableInterrupts();
}

void GPIOPortC_Handler(void){
    GPIO_PORTC_ICR_R = 0x10;
    Counter = Counter + 1;
}
```
(15) Question 5. Consider the following circuit with a 1-nF capacitor and a 1-kΩ resistor.
(5) Part a) Derive a relationship for the gain ($|V_{out}/V_{in}|$) as a function of frequency, $f$. Show your work.

\[
\begin{align*}
V_{in} & \quad \text{C} \quad \text{1nF} \quad \text{R} \quad \text{1k} \quad V_{out} \\
\end{align*}
\]

(5) Part b) Draw a rough plot of the gain ($|V_{out}/V_{in}|$) versus frequency for the circuit. Include three points, $f=0$, $f_c$ (the point where the gain is $\sqrt{2}/2=0.707$), and at very large $f$. What is the value of $f_c$?

\[
\begin{align*}
\text{Gain} & \quad |V_{out}/V_{in}| \\
0.0 & \quad 0.707 & \quad 1.0 \\
0 & \quad f_c & \quad \text{Frequency, } f \\
\end{align*}
\]

(5) Part c) Assume $V_{in}$ is limited between 0 and 1 V. Can we connect $V_{out}$ to the ADC input of the TM4C123 microcontroller? If yes, justify your answer. If no, explain why not.
(10) **Question 6.** Write the C code to implement the following equation using fixed-point math
\[ Y = \sqrt{0.3} \times X \]
Floating point is not allowed. The \( \sqrt{0.3} \approx 0.547722557505166134569697828008 \). \( X \) and \( Y \) are 16-bit signed integers stored in global variables. Make it as accurate as possible without causing overflow during an intermediate calculation.

(15) **Question 7.** Design an analog circuit that implements \( V_{out} = 500 \times V_2 - 500 \times V_1 \). The information in the signal is encoded as the difference between \( V_2 \) and \( V_1 \). The output, \( V_{out} \), is connected to the microcontroller ADC. You may assume the inputs are bounded such that \( V_{out} \) will be between 0 and 3V. \( R_1 \) and \( R_2 \) are already chosen such that the analog reference is 1.65V. You may use any chips shown in the book or presented in class. Show your work and label all chip numbers and resistor values. You do not have to show pin numbers.

![Circuit Diagram](image-url)