

	Quiz 2A	EID		Page 1
First:	Last:		-	
screens larger than a T please allocate your tin	ΓΙ-89 calculatence accordingly	or, devices with with with with with with with with	notes, calculator (no lapto ireless communication). Y at the top of each page. Pla ut your answers in the box	ou have 75 minutes, so ease read the entire quiz
A) LM4041, a s B) TPA731, a d C) TPS78233, a D) INA122, an E) TPS63001, a F) OPA2350, a	thunt-diode ifferential inposes 3.3V linear reinstrumentation 3.3V buck-borail-to-rail op	ut, Class-AB amplitegulator on amp oost regulator amp	Exactly one letter per box (fier noise analog reference	some letters not used)
(3) Part b) Which devi	•	<u>*</u>	ower source from a 7.4V	
(3) Part c) Which devi			ower source from a 7.4V	
voltage be V_{in} , and let to be I_{out} . Consider the fold G) $V_{out} = H$	the output volution V_{in}	tage be V_{out} . Also, 1	file (LP2950-3.3 and LM et the input current be I_{in} , a ween input and output: J) $V_{out} / I_{out} = V_{in} / I_{in}$ K) $V_{out} * I_{in} = V_{in} * I_{out}$ L) $V_{out} = 3.3 \text{V}$ for all poss	and let the output current
(2) Part d) Which relat	ionship best d	lescribes the LP2950	0-3.3?	
(2) Part e) Which relat	ionship best d	escribes the LM293	7-3.3?	
dropout voltage be V_{do} . V_{out} ??? V_{in} ¿¿¿ These are the possible s $M) =$	Consider how V_{do}	v dropout affects the ?? and ¿¿¿: R) +	starter file (LP2950-3.3 and relationship between input	· · · · · · · · · · · · · · · · · · ·
(2) Part f) Which symb	ool should you	insert for ???		
(3) Part g) Which sym	bol should you	ı insert for ¿¿¿		

(16) Question 2. Three high-speed digital inputs are connected to PA2, PA3, and PA4. The overall goal is to maintain three counters, Cnt2 Cnt3 Cnt4, containing the total number of times each digital input falls (1 to 0). You may assume Port A has been initialized so an edge-triggered interrupt is requested on the falling edge of any of these three inputs. The other five Port A pins are not used. You may assume the signals do not bounce; i.e., you will count all the falling edges. Your system must handle simultaneous or near-simultaneous falling edges. I.e., the time t0 may be any value.



You may assume the minimum period (t1) of any one input is larger than 20 μ s. However, the minimum pulse width (t2) may be as small as 100 ns.



```
uint32_t Cnt2=0; // number of falling edges of PA2
uint32_t Cnt3=0; // number of falling edges of PA3
uint32_t Cnt4=0; // number of falling edges of PA4
```

Show the edge-triggered interrupt service routine. No time delays are allowed in the ISR. You do not need to show the main program or the initialization. The goal of the ISR is to update the above three globals void GPIOPortA Handler (void) {

(12) Question 3. An output device is interfaced to the microcontroller using Freescale mode with the TM4C123 as master. The following response was analyzer. Your task is to reverse engineer the SPI mode. SSI0Clk SSI0Tx	
SSI0Fss	
(3) Part a) What value did the software write to DSS during initialization?	
(3) Part b) What value did the software write to SPO during initialization?	
(3) Part c) What value did the software write to SPH during initialization?	
(3) Part d) What data value is being transmitted (in hexadecimal)?	
(5) Question 4. The following C code is included in all the starter projects used for ADCO_PC_R = 0x01; // 2) configure for 125K samp? What does this one line of code establish? Put one answer A – F in the box. A) Sets the actual sampling rate to $f_s = 125 \text{ kHz}$. B) Sets the resolution of the ADC to 12 bits C) Specifies the speed of the ADC conversion, this is the slowest possible D) Sets hardware averaging in order to improve SNR E) Adds a low pass filter to reduce anti-aliasing errors F) Sets the priority of the ADC interrupt	Les/sec
(+3 bonus) Question 5. We can configure the ADC to take multiple sample averaging. The Central Limit Theorem (CLT) states as the number of sample average (your data) will approach the theoretical mean (true signal). The CLT al the original probability density function (pdf) of the noise, the pdf of the ave Gaussian. List the assumptions required in order to apply the CLT in this data acq	s increase, the calculated so states that regardless of raged signal will become

Quiz 2

EID_____

EE445L Fall 2018

Page 3

(15) Question 6. Design a set of software functions to implement fixed-point math. The resolution is specified with the following define statement, such that the resolution is 1/scale. For example: #define scale 1000 For this scale of 1000, the resolution of the fixed-point number would be 0.001. E.g., if the value is 1.234, the integer would be 1234. Your software function should continue to operate properly simply by changing the #define statement and recompiling. The number system is 32-bit signed. No floating point is allowed. (5) Part a) Implement the addition operation, such that x and y are the integer components of two fixed-point numbers with a resolution of 1/scale. The function returns the integer component representing the sum of the two input values. Extra credit for handling overflow. int32_t fixed_add(int32_t x, int32_t y) {
(5) Part b) Implement the multiplication operation, such that x and y are the integer components of two
fixed-point numbers with a resolution of 1/scale. The function returns the integer component representing the product of the two input values. Extra credit for handling overflow. int32 t fixed multiply(int32 t x, int32 t y) {
(5) Part c) Implement the division operation, such that x and y are the integer components of two fixed-
point numbers with a resolution of 1/scale. The function returns the integer component representing the quotient of the two input values (x represents dividend, y represents divisor). Ignore divide by 0 errors. int32_t fixed_divide(int32_t x, int32_t y) {

Quiz 2

EID_____

Page 4

EE445L Fall 2018

EE445L Fall 2018	Quiz 2	EID	Page 5
(5) Question 7. What is the best definition for	the ADC seque	encer? Put o	one answer $A - E$ in the box.
A) When the ADC is operating, the sequencer the analog input, and then the successive appropriate to least significant bit conversion. B) When the ADC samples multiple channels, which the ADC channels will be sampled.	proximation tech	hnique is u	sed to convert the bits from most he list of channels and the order in
C) The sequencer specifies which of many so software start, timer triggered or input GPIO toD) When the ADC samples multiple channels	riggered). the sequencer s	pecifies wh	
or from high to low. E.g., sample channels 0, 1 E) The sequence specifies how fast the ADC s			
(5) Question 8. A microcontroller uses a 6-bikHz. The bus clock is 100 MHz. What is the r			<u>.</u>
(12) Question 9. Design an analog circuit with input (V_1-V_2) ranges between 0 to 0.01V, so the input impedance and good CMRR. You may your work and label all chip numbers and respect to add a low pass filter.	ne output range v use any chips sl	will be 0 to hown in the	3.3V. Design the circuit with large book or presented in class. Show

(12) Question 10. Your job is to interface this transducer to the ADC on the TM4C123. The transducer output is a single voltage called V_{in} , such that V_{in} varies from -0.01 to +0.01V. Your goal is to make the output voltage vary from 1 to 2 V. The output, V_{out} , is connected to the microcontroller ADC. R1 and R2 are already chosen with a LM4041 circuit such that the analog reference is 1.5V. You may use any chips shown in the book or presented in class. Show your work and label all chip numbers and resistor values. You do not have to show pin numbers. You do not need to add a low pass filter. Use E24 values

10	11	12	13	15	16	18	20	22	24	27	30
33	36	39	43	47	51	56	62	68	75	82	91

Table 9.2. E24 Standard resistor and capacitor values for 5% tolerance.

