



Pod Number: 3074

Clear
Find Next
Find Previous

USBee SX

Logic Analyzer

Help

Cursors

Display Control

Zoom In
Zoom Out Zoom All

Timeline Relative To: X to 0: 110.25us

Cursor Insta-measure
 Off Width Frequency Period Byte

Acquisition Control

Acquire 1 Million Samples at 4 Mps

Stopped

CLK signal is an output - USBee generates sample timing internally
 CLK signal is an input - Your circuit generates the sample timing externally

Trigger Position:

Capture on TRIG Data changes on CLK edge

File Control