

UT Dallas  
EE382N-4 Embedded Systems Architecture

## Gnu AS program format

```
.file "test.s"  
.text  
.global main  
.type main, %function  
main:  
    MOV R0, #100  
    ADD R0, R0, R0  
    SWI #11  
.end
```

UT Dallas  
EE382N-4 Embedded Systems Architecture

## Gnu AS program format

```
.file "test.s"  
.text  
export variable-->.global main  
.type main, %function  
main:  
    MOV R0, #100  
    ADD R0, R0, R0  
    SWI #11  
.end
```

signals the end of the program-->.end

set the type of a symbol to be either a function or an object






call interrupt to end the program

UTN-EECE EE382N-4 Embedded Systems Architecture

### ARM assembly program

label	operation	operand	comments
main:	LDR	R1, value	// load value
	STR	R1, result	
	SWI	#11	
value:	.word	0x0000C123	
result:	.word	0	

1/12/2010 7



**if statements**

```

if (R1==0) zero
else if (R1>0) plus
else if (R1<0) neg

    TEQ    R1, #0
    BMI    neg
    BEQ    zero
    BPL    plus
neg: ...
    B exit
Zero: ...
    B exit
...

```

1/12/2010 13

**Multi-way branches**

```

        CMP R0, #'0'
        BCC other // less than '0'
        CMP R0, #'9'
        BLS digit // between '0' and '9'
        CMP R0, #'A'
        BCC other
        CMP R0, #'Z'
        BLS letter // between 'A' and 'Z'
        CMP R0, #'a'
        BCC other
        CMP R0, #'z'
        BHI other // not between 'a' and 'z'
letter: ...

```

1/12/2010 14

**Switch statements**

```

switch (exp) {
    case c1: S1; break;
    case c2: S2; break;
    ...
    case cN: SN; break;
    default: SD;
}
e=exp;
if (e==c1) {S1}
else
    if (e==c2) {S2}
    ...

```

1/12/2010 15

**Switch statements**


```

switch (R0) {
    case 0: S0; break;
    case 1: S1; break;
    case 2: S2; break;
    case 3: S3; break;
    default: err;
}

The range is between 0 and N
err: ...
    B exit
Slow if N is large
S0: ...
    B exit

```




1/12/2010 16



**Iteration**

- repeat-until
- do-while
- for

1/12/2010 18



UTNICE  
EE382N-4 Embedded Systems Architecture

**GCD**

```
int gcd (int i, int j)
{
    while (i!=j)
    {
        if (i>j)
            i -= j;
        else
            j -= i;
    }
}
```

1/12/2010 22 ARM

UTNICE  
EE382N-4 Embedded Systems Architecture

**GCD**

```
Loop: CMP R1, R2
      SUBGT R1, R1, R2
      SUBLT R2, R2, R1
      BNE loop
```

1/12/2010 23 ARM

UTNICE  
EE382N-4 Embedded Systems Architecture

**for loops**

```
for (I; C; A) {S}   for (i=0; i<10; i++)
                      { a[i]:=0; }

loop: I
      C
      BNE endfor
      S
      A
      B loop
      endfor:
```

1/12/2010 24 ARM

**for loops**

```

for ([I]; [C]; [A]) { [S]}    for (i=0; i<10; i++)
                                { a[i]:=0; }

loop:      I
          C
          S
          A
BNE endfor

loop:      MOV R0, #0
          ADR R2, A
          MOV R1, #0
          CMP R1, #10
          BGE endfor
          STR R0,[R2,R1,LSL #2]
          ADD R1, R1, #1
          B loop
endfor:   B loop
endfor:

```

1/12/2010 25

**for loops**


```

for (i=0; i<10; i++)
{ do something; }

loop:      MOV R1, #0
          loop:   MOV R1, #10
          CMP R1, #10
          BGE endfor
          // do something
          ADD R1, R1, #1
          B loop
endfor:   SUBS R1, R1, #1
          BNE loop

```

1/12/2010 26



**Procedures**

```

main:
  ...
  BL func
  ...
  ...

.end
.end

```

How to pass arguments? By registers? By stack? By memory?  
In what order?

1/12/2010 28

**Procedures**

```

main: [caller]
      // use R5
      BL func
      ...
      // use R5
      ...
      .end

func: [callee]
      ...
      // use R5
      ...
      .end

```

How to pass arguments? By registers? By stack? By memory?  
In what order?

Who should save R5? Caller? Callee?

1/12/2010 29

**Procedures (caller save)**

```

main: [caller]
      // use R5
      // save R5
      BL func
      ...
      // restore R5
      // use R5
      .end

func: [callee]
      ...
      // use R5
      .end

```

How to pass arguments? By registers? By stack? By memory?  
In what order?

Who should save R5? Caller? Callee?

1/12/2010 30

**Procedures (callee save)**

```

main: caller
    // use R5
    BL func           // save R5
    ...
    // use R5          ...
    ...
    .end
    .end

    // restore R5

```

How to pass arguments? By registers? By stack? By memory?  
In what order?

Who should save R5? Caller? Callee?

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 31

**ARM Procedure Call Standard (APCS)**

- ARM defines a set of rules for procedure entry and exit so that
  - Object codes generated by different compilers can be linked together
  - Procedures can be called between high-level languages and assembly
- APCS defines
  - Use of registers
  - Use of stack
  - Format of stack-based data structure
  - Mechanism for argument passing

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 32

Register	APCS name	APCS role
0	a1	Argument 1 / integer result / scratch register
1	a2	Argument 2 / scratch register
2	a3	Argument 3 / scratch register
3	a4	Argument 4 / scratch register
4	v1	Register variable 1
5	v2	Register variable 2 • Used to pass the first 4 parameters
6	v3	Register variable 3 • Caller-saved if necessary
7	v4	Register variable 4
8	v5	Register variable 5
9	sb/v6	Static base / register variable 6
10	sl/v7	Stack limit / register variable 7
11	fp	Frame pointer
12	ip	Scratch reg / new sb in inter-link-unit calls
13	sp	Lower end of current stack frame
14	lr	Link address / scratch register
15	pc	Program counter

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 33

Register	APCS name	APCS role
0	a1	Argument 1 / integer result / scratch register
1	a2	Argument 2 / scratch register
2	a3	Argument 3 / scratch register
3	a4	Argument 4 / scratch register
4	v1	Register variable 1
5	v2	Register variable 2 • Used to pass the first 4 parameters
6	v3	Register variable 3 • Caller-saved if necessary
7	v4	Register variable 4
8	v5	Register variable 5
9	sb/v6	Static base / register variable 6
10	sl/v7	Stack limit / register variable 7
11	fp	Frame pointer
12	ip	Scratch reg / new sb in inter-link-unit calls
13	sp	Lower end of current stack frame
14	lr	Link address / scratch register
15	pc	Program counter

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 34

Register	APCS name	APCS role
0	a1	Argument 1 / integer result / scratch register
1	a2	Argument 2 / scratch register
2	a3	Argument 3 / scratch register
3	a4	Argument 4 / scratch register
4	v1	Register variable 1 • Register variables, must return
5	v2	Register variable 2 • Register variables, must return
6	v3	Register variable 3 unchanged
7	v4	Register variable 4 • Callee-saved
8	v5	Register variable 5
9	sb/v6	Static base / register variable 6
10	sl/v7	Stack limit / register variable 7
11	fp	Frame pointer
12	ip	Scratch reg / new sb in inter-link-unit calls
13	sp	Lower end of current stack frame
14	lr	Link address / scratch register
15	pc	Program counter

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 35

Register	APCS name	APCS role
0	a1	Argument 1 / integer result / scratch register
1	a2	Argument 2 / scratch register
2	a3	Argument 3 / scratch register
3	a4	Argument 4 / scratch register
4	v1	Register variable 1 • Registers for special purposes
5	v2	Register variable 2 • Could be used as temporary variables if saved properly.
6	v3	Register variable 3
7	v4	Register variable 4
8	v5	Register variable 5
9	sb/v6	Static base / register variable 6
10	sl/v7	Stack limit / register variable 7
11	fp	Frame pointer
12	ip	Scratch reg / new sb in inter-link-unit calls
13	sp	Lower end of current stack frame
14	lr	Link address / scratch register
15	pc	Program counter

ARM

EE382N-4 Embedded Systems Architecture

1/12/2010 36

**Argument passing**

- The first four word arguments are passed through R0 to R3.
- Remaining parameters are pushed into stack in the reverse order.
- Procedures with less than four parameters are more effective.

1/12/2010 37

**Return value**

- One word value in R0
- A value of length 2~4 words (R0-R1, R0-R2, R0-R3)

1/12/2010 38

**Function entry/exit**

- A simple leaf function with less than four parameters has the minimal overhead. 50% of calls are to leaf functions

```
BL leaf1
...
leaf1: ...
...
MOV PC, LR // return
```


1/12/2010 39

**Function entry/exit**

- Save a minimal set of temporary variables

```
BL leaf2
...
leaf2: STMFD sp!, {regs, lr} // save
...
LDMFD sp!, {regs, pc} // restore and
// return
```

1/12/2010 40



**Accessing operands**

- A procedure often accesses operand in the following ways
  - An argument passed on a register: no further work
  - An argument passed on the stack: use stack pointer (R13) relative addressing with an immediate offset known at compiling time
  - A constant: PC-relative addressing, offset known at compiling time
  - A local variable: allocate on the stack and access through stack pointer relative addressing
  - A global variable: allocated in the static area and can be accessed by the static base relative (R9) addressing

1/12/2010 42

UTN-EECE EE382N-4 Embedded Systems Architecture

```
Procedure
main:
    LDR R0, #0
    ...
    BL func
    ...

```

1/12/2010 43

UTN-EECE EE382N-4 Embedded Systems Architecture

```
Procedure
func:
    STMFD SP!, {R4-R6, LR}
    SUB SP, SP, #0xC
    ...
    STR R0, [SP, #0] // v1=al
    ...
    ADD SP, SP, #0xC
    LDMFD SP!, {R4-R6, PC}
```

1/12/2010 44

UTN-EECE EE382N-4 Embedded Systems Architecture

### Block copy example

```
void bcopy(char *to, char *from, int n)
{
    while (n--)
        *to++ = *from++;
}
```

1/12/2010 45

UTN-EECE EE382N-4 Embedded Systems Architecture

### Block copy example

```
// arguments: R0: to, R1: from, R2: n
bcopy:
    TEQ R2, #0
    BEQ end
loop:
    SUB R2, R2, #1
    LDRB R3, [R1], #1
    STRB R3, [R0], #1
    B bcopy
end:
    MOV PC, LR
```

1/12/2010 46

UTN-EECE EE382N-4 Embedded Systems Architecture

### Block copy example

```
// arguments: R0: to, R1: from, R2: n
// rewrite "n--" as "--n>=0"
bcopy:
    SUBS R2, R2, #1
    LDRPLB R3, [R1], #1
    STRPLB R3, [R0], #1
    BPL bcopy
    MOV PC, LR
```

1/12/2010 47

UTN-EECE EE382N-4 Embedded Systems Architecture

### Block copy example

```
// arguments: R0: to, R1: from, R2: n
// assume n is a multiple of 4; loop unrolling
bcopy:
    SUBS R2, R2, #4
    LDRPLB R3, [R1], #1
    STRPLB R3, [R0], #1
    BPL bcopy
    MOV PC, LR
```

1/12/2010 48

**Block copy example**

```
// arguments: R0: to, R1: from, R2: n
// n is a multiple of 16;
bcopy: SUBS R2, R2, #16
        LDRPL R3, [R1], #4
        STRPL R3, [R0], #4
        BPL bcopy
        MOV PC, LR
```

1/12/2010 49 ARM

**Block copy example**

```
// arguments: R0: to, R1: from, R2: n
// n is a multiple of 16;
bcopy: SUBS R2, R2, #16
        LDMPL R1!, {R3-R6}
        STMPL R0!, {R3-R6}
        BPL bcopy
        MOV PC, LR

// could be extend to copy 40 byte at a time
// if not multiple of 40, add a copy_rest
loop
```

1/12/2010 50 ARM

**Search example**

```
int main(void)
{
    int a[10]={7,6,4,5,5,1,3,2,9,8};
    int i;
    int s=4;

    for (i=0; i<10; i++)
        if (s==a[i]) break;
    if (i>=10) return -1;
    else return i;
}
```

1/12/2010 51 ARM

**Search**

```
.section .rodata
.LC0:
.word 7
.word 6
.word 4
.word 5
.word 5
.word 1
.word 3
.word 2
.word 9
.word 8
```

1/12/2010 52 ARM

**Search**

```
.text
.global main
.type main, %function
main: sub sp, sp, #48
        adr r4, L9      // =.LC0
        add r5, sp, #8
        ldmia r4!, {r0, r1, r2, r3}
        stmia r5!, {r0, r1, r2, r3}
        ldmia r4!, {r0, r1, r2, r3}
        stmia r5!, {r0, r1, r2, r3}
        ldmia r4!, {r0, r1}
        stmia r5!, {r0, r1}

low
    s
    i
    a[0]
    :
    a[9]
high
    stack
```

1/12/2010 53 ARM

**Search**

```
mov r3, #4
str r3, [sp, #0] // s=4
mov r3, #0
str r3, [sp, #4] // i=0

loop: ldr r0, [sp, #4] // r0=i
        cmp r0, #10      // i<10?
        bge end
        ldr r1, [sp, #0] // r1=s
        mov r2, #4
        mul r3, r0, r2
        add r3, r3, #8
        ldr r4, [sp, r3] // r4=a[i]
```

low
 s
 i
 a[0]
 :
 a[9]
high
 stack

1/12/2010 54 ARM

**Search**

```

teq r1, r4 // test if s==a[i]
beq end

add r0, r0, #1 // i++
str r0, [sp, #4] // update i
b loop

end: str r0, [sp, #4]
cmp r0, #10
movge r0, #-1
add sp, sp, #48
mov pc, lr

```

low  
high  
stack

1/12/2010 55

**Optimization**

- Remove unnecessary load/store
- Remove loop invariant
- Use addressing mode
- Use conditional execution

1/12/2010 56

**Search (remove load/store)**

```

mov r1, #4
str r3, [sp, #0] // s=4
mov r0, #0
str r3, [sp, #4] // i=0

loop: ldr r0, [sp, #4] // r0=i
cmp r0, #10 // i<10?
bge end
ldr r1, [sp, #0] // r1=s
mov r2, #4
mul r3, r0, r2
add r3, r3, #8
ldr r4, [sp, r3] // r4=a[i]

```

low  
high  
stack

1/12/2010 57

**Search (remove load/store)**

```

teq r1, r4 // test if s==a[i]
beq end

add r0, r0, #1 // i++
str r0, [sp, #4] // update i
b loop

end: str r0, [sp, #4]
cmp r0, #10
movge r0, #-1
add sp, sp, #48
mov pc, lr

```

low  
high  
stack

1/12/2010 58

**Search (loop invariant/addressing mode)**

```

mov r1, #4
str r3, [sp, #0] // s=4
mov r0, #0
str r3, [sp, #4] // i=0
loop: ldr r0, [sp, #4] // r0=i
cmp r0, #10 // i<10?
bge end
ldr r1, [sp, #0] // r1=s
mov r2, #4
mul r3, r0, r2
add r3, r3, #8
ldr r4, [r2, r0, LSL #2] / r4=a[i]

```

low  
high  
stack

1/12/2010 59

**Search (conditional execution)**

```

teq r1, r4 // test if s==a[i]
beq end

add r0, r0, #1 // i++
str r0, [sp, #4] // update i
bge loop

end: str r0, [sp, #4]
cmp r0, #10
movge r0, #-1
add sp, sp, #48
mov pc, lr

```

low  
high  
stack

1/12/2010 60

**Optimization Summary**

- Remove unnecessary load/store
- Remove loop invariant
- Use addressing mode
- Use conditional execution
- From 22 words to 13 words and execution time is greatly reduced.

**Agenda**

- Assembly Language Programming
- C Programming

**Agenda**

- Assembly Language Programming
- C Programming

**C Programming in Embedded Systems**

- **Assembly language**
  - dependent of processor architecture
  - cache control, registers, program status, interrupt
- **High-level language**
  - memory model
  - independent of processor architecture (partially true)
- **Advantages and disadvantages**
  - performance
  - code size
  - software development and life cycle

**Manage IO Operations Using C**

- Access memory-mapped IO – pointers
- Example

```
#define MX_REG_READ (a, val) ((val)=*(volatile UNIT32 *)a)
#define MX_REG_WRITE (a, val) (*((volatile UNIT32 *)a)=(val))

#define UART_CR          0x90003800
#define UART_SR          0x90003400
#define UART_RX_INT_EN   (1<<4)
#define UART_TX_INT_EN   (1<<8)

UNIT32 CR_word=0;
CR_word |= UART_RX_INT_EN | UART_TX_INT_EN;
MX_REG_WRITE (UART_CR, CR_word);
```

**Bit Manipulation**

Operation	Boolean op.	Bitwise op.
AND	&&	&
OR		
XOR	unsupported	^
NOT	!	-

- **Boolean operation**
  - operate on 1 (true) and 0 (false)
  - $(2 \mid\mid 16) \&\& 7 \Rightarrow ?$
- **Bitwise operation**
  - operate on individual bit positions within the operands
  - $(2 \mid\mid 6) \&\& 7 = (0x0002 \text{ OR } 0xFFFF1) \text{ AND } 0x0007$

```
if (bits & 0x0040)           if (bits & (1 <<6))
bits |= (1 <<7)             bits &= ~(1<<7)

long integer: bits &= ~(1L << 7)
```

**Bit Fields**

```
typedef struct
{
    WORD16 x :7;
    y :6;
    z :3;
} IO_WORD;
```

Bit fields: signed or unsigned integer (char)  
Can be referenced as regular structure

If `IO_WORD` is `GIO`, then `GIO.x`, `GIO.y` and `GIO.z` are valid  
`if WORD16 GIO;`  
`y = (GIO >> 3) & 0x003F;`  
`GIO |= (x & 0x007F) << 3;`

1/12/2010 67



**Variant Access**

- An object with a variety of organizations – provides different views

```
typedef union
{
    unsigned int xyz;
    IO_WORD low;
} PORT_DEF;
PORT_DEF port;
```

*port.xyz is an integer*  
*port.low.x, port.low.y*

1/12/2010 68



**APCS: ARM Procedure Call Standard**

- Constraints on the use of registers
- Stack conventions
  - sp, fp, sl/v7, sb/v6, and v1-v5, must contain the same values when returning

Register Number	APCS Name	APCS Rule
0	a1	argument 1 / integer result / scratch register
1	a2	argument 2 / scratch register
2	a3	argument 3 / scratch register
3	a4	argument 4 / scratch register
4	v1	register variable
5	v2	register variable
6	v3	register variable
7	v4	register variable
8	v5	register variable
9	ab/v6	static base / register variable
10	sl/v7	static limit / register handle / reg. variable
11	fp	frame pointer
12	ip	scratch register / new sp in inter-link-unit calls
13	lr	link address / scratch register
14	pc	program counter
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		

1/12/2010 71

**Stack Backtrace Data Structure**

- Save code pointer [fp, #0] ← fp points to the function corresponding to a stack backtrace structure to be located
- Entry code
 

```
MOV ip, sp ; save current sp,  
STMFD sp!, {a1-a4, v1-v5, sb, fp, ip, lr, pc}  
SUB fp, ip, #4 ; as needed
```
- On function exit
 

```
return link value [fp, #-4]  
return sp value [fp, #-8]  
return fp value [fp, #-12]  
(saved v7 value)  
(saved v6 value)  
(saved v5 value)  
(saved v4 value)  
(saved v3 value)  
(saved v2 value)  
(saved v1 value)  
(saved a6 value)  
(saved a3 value)  
(saved a2 value)  
(saved a1 value)
```
- If no use of stack, can be simple as
 

```
MOV pc, lr ; or  
BX lr
```

1/12/2010 72

**Calling Assembly Routine from C**

- In C program**

```
char *scstr = "First string - source ";
char *dststr = "Second string - destination ";
strcpy(dststr,scstr);
```
- Assembly routine**

```
AREA Scopy, CODE, READONLY
EXPORT strcpy
strcpy:                           ; r0 points to destination string.
                                    ; r1 points to source string.
        LDRB    r2,[r1],#1          ; Load byte and update address.
        STRB    r2,[r0],#1          ; Store byte and update address
        CMP     r2,#0              ; Check for zero terminator.
        BNE     strcpy             ; Keep going if not.
        MOV     pc,lr              ; Return.
```

1/12/2010 73

**Inline Assembly Code in C Program**

- A feature provided by C compiler**
  - compiler will do the insertion and knows the variables and the registers
- Example: armcc**

```
void my_strncpy(char *src, char *dst)
{
    int ch;
    __asm
    {
        loop:
        LDRB ch,[src],#1
        STRB ch,[dst],#1
        CMP ch,#0
        BNE loop
        MOV pc,lr
    }
}
```

```
int main(void)
{
    char a[] = "Hello world!";
    char b[20];
    __asm
    {
        MOV R0,a
        MOV R1,b
        BL my_strncpy,(R0,R1),{,0}
    }
    printf("Original string: %s\n",a);
    printf("Copied string: %s\n",b);
    return 0;
}
```

1/12/2010 74

**Inline Assembly Language in armcc**

```
_asm
{
    instruction [,instruction]
    ...
    [instruction]
}

inline void enable_IRQ(void)
{
    int tmp;
    __asm
    {
        MRS tmp,CPSR
        BIC tmp,tmp,#0x80
        MSR CPSR_c,tmp
    }
}

inline void disable_IRQ(void)
{
    int tmp;
    __asm
    {
        MRS tmp,CPSR
        ORR tmp,tmp,#0x80
        MSR CPSR_c,tmp
    }
}

int bad_f(int x)
{
    ADD r0,r0,#1 // wrongly asserts
    // that x is still in r0
    return x; // x in r0
}

int main(void)
{
    disable_IRQ();
    enable_IRQ();
}
```

1/12/2010 75

**Inline Assembly Language in gcc**

- asm("code": outputs : inputs : clobbers);**
- Example 1**

```
asm("foo %1,%2,%0" :"=r"(output) :"r"(input1), "r"(input2));
The generated code could be
#APP
    foo    r17,r5,r9 // %0,%1, and %2 are replaced with registers
                // holding the first three argument.
#NO_APP
```
- Example 2**

```
asm("foo %1,%2,%0" :"=r"(ptr->vtable[3][a,b,c]->foo.bar[baz]) : : "r"
    [gcc] + really(damn>cool), "r"(42));
GCC will treat this just like:
register int t0,t1,t2;
t1 = gcc(is) + really(damn>cool);
t2 = 42;
asm("foo %1,%2,%0" :"=r"(t0) :"r"(t1), "r"(t2));
ptr->vtable[3][a,b,c]->foo.bar[baz] = t0;
```

1/12/2010 76

**Example: C assignments**

- C:**

```
x = (a + b) - c;
```
- Assembler:**

```
ADR r4,a      ; get address for a
LDR r0,[r4]   ; get value of a
ADR r4,b      ; get address for b, reusing r4
LDR r1,[r4]   ; get value of b
ADD r3,r0,r1  ; compute a+b
ADR r4,c      ; get address for c
LDR r2,[r4]   ; get value of c
SUB r3,r3,r2  ; complete computation of x
ADR r4,x      ; get address for x
STR r3,[r4]   ; store value of x
```

© 2008 Wayne Wolf 77

**Example: C assignment**

- C:**

```
y = a*(b+c);
```
- Assembler:**

```
ADR r4,b ; get address for b
LDR r0,[r4] ; get value of b
ADR r4,c ; get address for c
LDR r1,[r4] ; get value of c
ADD r2,r0,r1 ; compute partial result
ADR r4,a ; get address for a
LDR r0,[r4] ; get value of a
MUL r2,r2,r0 ; compute final value for y
ADR r4,y ; get address for y
STR r2,[r4] ; store y
```

© 2008 Wayne Wolf 78

**Example: C assignment**

```

C:
z = (a << 2) | (b & 15);

Assembler:
ADR r4,a ; get address for a
LDR r0,[r4] ; get value of a
MOV r0,r0,LSI 2 ; perform shift
ADR r4,b ; get address for b
LDR r1,[r4] ; get value of b
AND r1,r1,#15 ; perform AND
OR r1,r0,r1 ; perform OR
ADR r4,z ; get address for z
STR r1,[r4] ; store value for z

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

79

**Example: if statement**

```

C:
if (a > b) { x = 5; y = c + d; } else x = c - d;
Assembler:
; compute and test condition
ADR r4,a ; get address for a
LDR r0,[r4] ; get value of a
ADR r4,b ; get address for b
LDR r1,[r4] ; get value for b
CMP r0,r1 ; compare a < b
BLE fblock ; if a >= b, branch to false block

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

80

**if statement, cont'd.**

```

; true block
MOV r0,#5 ; generate value for x
ADR r4,x ; get address for x
STR r0,[r4] ; store x
ADR r4,c ; get address for c
LDR r0,[r4] ; get value of c
ADR r4,d ; get address for d
LDR r1,[r4] ; get value of d
ADD r0,r0,r1 ; compute y
ADR r4,y ; get address for y
STR r0,[r4] ; store y
B after ; branch around false block

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

81

**if statement, cont'd.**

```

; false block
fblock ADR r4,c ; get address for c
LDR r0,[r4] ; get value of c
ADR r4,d ; get address for d
LDR r1,[r4] ; get value for d
SUB r0,r0,r1 ; compute a-b
ADR r4,x ; get address for x
STR r0,[r4] ; store value of x
after ...

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

82

**Example: Conditional instruction implementation**

```

; true block
MOVLT r0,#5 ; generate value for x
ADRLLT r4,x ; get address for x
STRLLT r0,[r4] ; store x
ADRLLT r4,c ; get address for c
LDRLLT r0,[r4] ; get value of c
ADRLLT r4,d ; get address for d
LDRLLT r1,[r4] ; get value of d
ADDLT r0,r0,r1 ; compute y
ADRLLT r4,y ; get address for y
STRLLT r0,[r4] ; store y

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

83

**Conditional instruction implementation, cont'd.**

```

; false block
ADRGE r4,c ; get address for c
LDRGE r0,[r4] ; get value of c
ADRGE r4,d ; get address for d
LDRGE r1,[r4] ; get value for d
SUBGE r0,r0,r1 ; compute a-b
ADRGE r4,x ; get address for x
STRGE r0,[r4] ; store value of x

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

84

**Example: switch statement**

```

C:
switch (test) { case 0: ... break; case 1: ... }

Assembler:
ADR r2,test ; get address for test
LDR r0,[r2] ; load value for test
ADR r1,switchtab ; load address for switch table
LDR r1,[r1,r0,LSL #2] ; index switch table
switchtab DCD case0
DCD case1
...

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

EE382N-4 Embedded Systems Architecture

**Example: FIR filter**

```

C:
for (i=0, f=0; i<N; i++)
    f = f + c[i]*x[i];

Assembler
; loop initiation code
MOV r0,#0 ; use r0 for I
MOV r8,#0 ; use separate index for arrays
ADR r2,N ; get address for N
LDR r1,[r2] ; get value of N
MOV r2,#0 ; use r2 for f


```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

EE382N-4 Embedded Systems Architecture

**FIR filter, cont'd.**

```

ADR r3,c ; load r3 with base of c
ADR r5,x ; load r5 with base of x
; loop body
loop LDR r4,[r3,r8] ; get c[i]
LDR r6,[r5,r8] ; get x[i]
MUL r4,r4,r6 ; compute c[i]*x[i]
ADD r2,r2,r4 ; add into running sum
ADD r8,r8,#4 ; add one word offset to array index
ADD r0,r0,#1 ; add 1 to i
CMP r0,r1 ; exit?
BLT loop ; if i < N, continue

```

© 2008 Wayne Wolf  
Computers as Components 2<sup>nd</sup> ed.  
1/12/2010

EE382N-4 Embedded Systems Architecture

**Backup**

1/12/2010

EE382N-4 Embedded Systems Architecture

**Assembler: Pseudo-ops**

- AREA -> chunks of data (\$data) or code (\$code)
- ADR -> load address into a register  
ADR R0, BUFFER
- ALIGN -> adjust location counter to word boundary usually after a storage directive
- END -> no more to assemble

1/12/2010

EE382N-4 Embedded Systems Architecture

**Assembler: Pseudo-ops**

- DCD -> defined word value storage area  
BOW DCD 1024, 2055, 9051
- DCB -> defined byte value storage area  
BOB DCB 10, 12, 15
- % -> zeroed out byte storage area  
BLBYTE % 30

1/12/2010

EE382N-4 Embedded Systems Architecture

**Assembler: Pseudo-ops**

**IMPORT** -> name of routine to import for use in this routine  
**IMPORT \_printf ;** C print routine

**EXPORT** -> name of routine to export for use in other routines  
**EXPORT add2 ;** add2 routine

**EQU** -> symbol replacement  
**loopcnt EQU 5**

1/12/2010

91

**Assembly Line Format**

*label <whitespace> instruction <whitespace> ; comment*

*label:* created by programmer, alphanumeric

*whitespace:* space(s) or tab character(s)

*instruction:* op-code mnemonic or pseudo-op with required fields

*comment:* preceded by ; ignored by assembler but useful to the programmer for documentation

**NOTE:** All fields are optional.

1/12/2010

**ARM Instruction Set Summary (1/4)**

Mnemonic	Instruction	Action
ADC	Add with carry	Rd:=Rn+Op2+Carry
ADD	Add	Rd:=Rn+Op2
AND	AND	Rd:=Rn AND Op2
B	Branch	R15:=address
BIC	Bit Clear	Rd:=Rn AND NOT Op2
BL	Branch with Link	R14:=R15 R15:=address
BX	Branch and Exchange	R15:=Rn T bit:=Rn[0]
CDP	Coprocessor Data Processing	(Coprocessor-specific)
CMN	Compare Negative	CPSR flags:=Rn+Op2
CMP	Compare	CPSR flags:=Rn-Op2

1/12/2010

93

**ARM Instruction Set Summary (2/4)**

Mnemonic	Instruction	Action
EOR	Exclusive OR	Rd:=Rn^Op2
LDC	Load Coprocessor from memory	(Coprocessor load)
LDM	Load multiple registers	Stack Manipulation (Pop)
LDR	Load register from memory	Rd:=(address)
MCR	Move CPU register to coprocessor	CRn:=rRn(<op>cRm)
MLA	Multiply Accumulate	Rd:=(Rm^Rs)+Rn
MOV	Move register or constant	Rd:=Op2
MRC	Move from coprocessor register to CPU register	rRn:=cRn(<op>cRm)
MRS	Move PSR status flags to register	Rn:=PSR
MSR	Move register to PSR status flags	PSR:=Rm

1/12/2010

94

**ARM Instruction Set Summary (3/4)**

Mnemonic	Instruction	Action
MUL	Multiply	Rd:=Rm^Rs
MVN	Move negative register	Rd:=-Op2
ORR	OR	Rd:=Rn OR Op2
RSB	Reverse Subtract	Rd:=Op2-Rn
RSC	Reverse Subtract with Carry	Rd:=Op2-Rn-1+Carry
SBC	Subtract with Carry	Rd:=Rn-Op2-1+Carry
STC	Store coprocessor register to memory	address:=cRn
STM	Store Multiple	Stack manipulation (Push)

1/12/2010

**ARM Instruction Set Summary (4/4)**

Mnemonic	Instruction	Action
STR	Store register to memory	<address>:=Rd
SUB	Subtract	Rd:=Rn-Op2
SWI	Software Interrupt	OS call
SWP	Swap register with memory	Rd:=[Rn] [Rn]:=Rm
TEQ	Test bitwise equality	CPSR flags:=Rn EOR Op2
TST	Test bits	CPSR flags:=Rn AND Op2

1/12/2010

95