## Cortex-M3 programming

Texas Instruments, www.ti.com CortexM3InstructionSet.pdf

STMicroelectronics, www.st.com CortexM3Programmer.pdf PM0056

January 17, 2013

Jonathan Valvano EE345M/EE380L.6

#### Registers R1 R2 R3 B4 R5 R6 Open debugger to B8 see these registers R9 High registers R10 R11 R12 Stack Pointer SP (R13) <sup>‡</sup>Banked version of SP Link Register LR (R14) Program Counter PC (R15) - Main stack PSR Program status register PRIMASK - Process stack FAULTMASK Special registers Handler BASEPRI - Main stack CONTROL January 17, 2013 Jonathan Valvano EE345M/EE380L.6

### Modes and Levels

Thread mode

Used to execute application software. The processor enters Thread

mode when it comes out of reset.

Handler mode

Used to handle exceptions. The processor returns to Thread mode when it has finished exception processing.

. .

The privilege levels for software execution are:

Unprivileged

The software:

- Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction.
- Cannot access the system timer, NVIC, or system control block
- Might have restricted access to memory or peripherals.

Unprivileged software executes at the unprivileged level

Privileged

The software can use all the instructions and has access to all

Privileged software executes at the privileged level.

January 17, 2013 Jonathan Valvano EE345M/EE380L.6

# Registers

R0-R3 parameters
R4-R11 must be saved

### General-purpose registers

indicates the stack pointer to use:

R0-R12 are 32-bit general-purpose registers for data operations.

#### Stack pointer

The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the CONTROL register

0 = Main Stack Pointer (MSP). This is the reset value.

Which SP is active?

1 = Process Stack Pointer (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

#### ∟ink register

The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFFF.


#### Program counter


L14 is important


The Program Counter (PC) is register R15. It contains the current program address. Bit[0] is always 0 because instruction fetches must be hallword aligned. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004.


January 17, 2013

Jonathan Valvano EE345M/EE380L.6









### **Execution Program Status Register** The Execution PSR (EPSR) contains two overlapping fields: • the Interruptible-Continuable Instruction (ICI) field for interrupted load multiple and store PUSH {r4-r6,lr} • the execution state field for the If-Then (IT) instruction, and the T-bit (Thumb state bit). 27 26 25 24 23 16 15 10 9 ICI/IT Reserved CI/IT Reserved Reserved Figure 2-4, The EPSR Register. January 17, 2013 Jonathan Valvano EE345M/EE380L.6

### Priority Mask Register CPSID I Priority mask register The PRIMASK register prevents activation of all exceptions with configurable priority. See the register summary in Table 2 on page 13 for its attributes. Figure 5 shows the bit CPSIE I Figure 5. PRIMASK bit assignments PRIMASK -PRIMASK register bit definitions Table 7. MRS RO, PRIMASK Bits Description CPSID I Bits 31:1 Reserved PRIMASK 0: No effect 1: Prevents the activation of all exceptions with configurable priority MRS PRIMASK,R0 Interface latency January 17, 2013 Jonathan Valvano EE345M/EE380L.6


## Race, Critical Sections


- Shared information
  - Permanently allocated
  - Memory or I/O registers
- · Sequences involving at least one write
  - E.g., RMW, WW, WR
- Nonatomic sequence
  - Begins with access to permanent memory
  - Ends with access to permanent memory


January 17, 2013


Jonathan Valvano EE345M/EE380L.6 LDREX STREX

```
Code from uCOS-II
 SRSave
                                 // Prototypes:
             R0. PRIMASK
     MRS
                                 long SRSave (void);
     CPSID
                                 void SRRestore(long sr);
     BX
            LR
 SRRestore
           PRIMASK, R0
     MSR
     BX
  #define OS ENTERCRITICAL() {sr = SRSave();}
  #define OS_EXITCRITICAL() {SRRestore(sr);}
  void Task (void *p arg) {
  long sr=0;
   OS_CRITICALENTER();
  // critical section
   OS CRITICALEXIT();
January 17, 2013
                            Jonathan Valvano
                                           Where is the I bit saved?
                           EE345M/EE380L.6
```









### Code from uCOS-II OSCtxSw #define OS TASK SW() OSCtxSw() LDR R0, =NVIC INT CTRL R1, =NVIC\_PENDSVSET LDR STR R1, [R0] BX LR OS\_CPU\_PendSVHandler CPSID I ; Prevent interruption during context switch MRS R0, PSP ; PSP is process stack pointer MSR PSP, R0 ; Load PSP with new process SP ORR LR, LR, #0x04; exception return uses process stack CPSIE I BX LR NVIC PENDSVSET EQU 0x10000000 NVIC\_INT\_CTRL EQU 0xE000ED04 January 17, 2013 Jonathan Valvano EE345M/EE380L.6

```
System tick (initialization)
void SysTick_Init(unsigned long period){  volatile unsigned long delay;
 SYSCTL RCGC2 R |= SYSCTL RCGC2 GPIOD; // activate port D
 Counts = 0;
 GPIO PORTD DIR R |= 0x01; // make PD0 output
 GPIO PORTD DEN R |= 0x01; // enable digital I/O on PD0
 NVIC ST CTRL R = 0;
                              // disable SysTick during setup
 NVIC ST RELOAD R = period - 1; // reload value
 NVIC_ST_CURRENT_R = 0;
                               // any write to current clears it
                              // Systick=priority 2
 NVIC PRI3 R = (NVIC PRI3 R&0x00FFFFFF)[0x400000000];
 NVIC ST CTRL R = NVIC ST CTRL ENABLE+NVIC ST CTRL CLK SRC
                   +NVIC_ST_CTRL_INTEN;
 EnableInterrupts();
                                          LM3S8962.pdf:
                                           - RCGC2 (pg 229)
                                           - STCTRL (pg 109)
 PeriodicSysTickInts 8962
                                           - SYS PRI3 (pg 120)
                                           - STRELOAD (pg108)
January 17, 2013
                            Jonathan Valvano
                           EE345M/EE380L.6
```

```
System tick
#define GPIO PD0 (*((volatile unsigned long *) 0x40007004))
void SysTick_Handler(void) {
 GPIO_PD0 = GPIO_PD0^0x01;
 Counts = Counts + 1;
void main(void){
SysTick Init(50000); // 1msec, assuming 50 MHz bus clock
                                             Reset debugger:
                                             - stop in ISR and
                                             - single step through ISR
PeriodicSysTickInts_8962
                                             - look at assembly code
                                              - draw stack
January 17, 2013
                              Jonathan Valvano
                             EE345M/EE380L.6
```

# Summary

- · Learn the assembly language
- · Study how interrupts are processed
- Determine what goes on the stack
- Develop and deploy your debugging skills
  - TFBF (time to first bus fault)
  - Developing an OS is inherently unstable
  - Control and observability

January 17, 2013 Jonathan Valvano EE345M/EE380L.6