Memory access instructions

| LDR | Rd, [Rn] | load 32-bit number at [Rn] to Rd |
| :---: | :---: | :---: |
| LDR | Rd, [Rn,\#off] | load 32-bit number at [Rn+off] to Rd |
| LDR | Rd, =value | set Rd equal to any 32-bit value (PC rel) |
| LDRH | Rd, [Rn] | load unsigned 16-bit at [Rn] to Rd |
| LDRH | Rd, [Rn,\#off] | load unsigned 16-bit at [Rn+off] to Rd |
| LDRSH | Rd, [Rn] | load signed 16-bit at [Rn] to Rd |
| LDRSH | Rd, [Rn,\#off] | load signed 16-bit at [Rn+off] to Rd |
| LDRB | Rd, [Rn] | load unsigned 8-bit at [Rn] to Rd |
| LDRB | Rd, [Rn,\#off] | load unsigned 8-bit at [Rn+off] to Rd |
| LDRSB | Rd, [Rn] | load signed 8-bit at [Rn] to Rd |
| LDRSB | Rd, [Rn,\#off] | load signed 8-bit at [Rn+off] to Rd |
| STR | Rt, [Rn] | store 32-bit Rt to [Rn] |
| STR | Rt, [Rn,\#off] | store 32-bit Rt to [Rn+off] |
| STRH | Rt, [Rn] | store least sig. 16-bit Rt to [Rn] |
| STRH | Rt, [Rn,\#off] | store least sig. 16-bit Rt to [Rn+off] |
| STRB | Rt, [Rn] | store least sig. 8-bit Rt to [Rn] |
| STRB | Rt, [Rn,\#off] | store least sig. 8-bit Rt to [Rn+off] |
| PUSH | \{Rt \} | push 32-bit Rt onto stack |
| POP | \{Rd\} | pop 32-bit number from stack into Rd |
| ADR | Rd, label | set Rd equal to the address at label |
| MOV \{S | Rd, <op2> | set Rd equal to op2 |
| MOV | Rd, \#im16 | set Rd equal to im16, im16 is 0 to 65535 |
| MVN 5 S \} | Rd, <op2> | set Rd equal to -op2 |

Branch instructions


| ASR\{S\} Rd, $R m, ~ \# n$ | ; arithmetic shift right $R d=R m \gg n$ (signed) |
| :--- | :--- | :--- |
| LSL\{S\} Rd, $R m, ~ R s$ | ; shift left $R d=R m \ll R s$ (signed, unsigned) |
| LSL\{S\} Rd, Rm, \#n | ; shift left $R d=R m \ll n \quad$ (signed, unsigned) |

Arithmetic instructions
ADD\{S\} \{Rd,\} Rn, <op2> ; Rd = Rn + op2
$\operatorname{ADD}\{\mathrm{S}\}$ \{Rd,\} Rn, \#im12 ; Rd = Rn +im 12 , im12 is 0 to 4095
$\operatorname{SUB}\{S\}\{R d$,$\} Rn, <op2> ; Rd = Rn - op2$
SUB\{S\} \{Rd,\} Rn, \#im12 ; Rd = Rn - im12, im12 is 0 to 4095
RSB\{S\} \{Rd,\} Rn, <op2> ; Rd = op2 - Rn
RSB\{S\} \{Rd, \} Rn, \#im12 ; Rd = im12 - Rn
CMP Rn, <op2> ; Rn - op2 sets the NZVC bits
CMN Rn, <op2> ; Rn - (-op2) sets the NZVC bits
$\operatorname{MUL}\{\mathrm{S}\} \quad\{\mathrm{Rd}\} \mathrm{Rn},$,Rm ; $\mathrm{Rd}=\mathrm{Rn}$ * Rm signed or unsigned
MLA Rd, Rn, Rm, Ra ; Rd = Ra + Rn*Rm signed or unsigned
MLS Rd, Rn, Rm, Ra ; Rd = Ra - Rn*Rm signed or unsigned
UDIV \{Rd,\} Rn, Rm ; Rd = Rn/Rm unsigned
SDIV \{Rd,\} Rn, Rm ; Rd = Rn/Rm signed
Notes Ra Rd Rm Rn Rt represent $\mathbf{3 2 - b i t}$ registers
value any 32 -bit value: signed, unsigned, or address
\{S\} if $S$ is present, instruction will set condition codes
\#im12 any value from 0 to 4095
\#im16 any value from 0 to 65535
\{Rd,\} if Rd is present Rd is destination, otherwise Rn
\#n any value from 0 to 31
\#off any value from -255 to 4095
label any address within the ROM of the microcontroller
op2 the value generated by <op2>
Examples of flexible operand <op2> creating the 32-bit number. E.g., Rd = Rn+op2
ADD Rd, Rn, Rm ; op2 = Rm
ADD Rd, Rn, Rm, LSL \#n ; op2 = Rm<<n Rm is signed, unsigned
ADD Rd, Rn, Rm, LSR \#n ; op2 = Rm>>n Rm is unsigned
ADD Rd, Rn, Rm, ASR \#n ; op2 = Rm>>n Rm is signed
ADD Rd, Rn, \#constant ; op2 = constant, where $\mathbf{X}$ and $\mathbf{Y}$ are hexadecimal digits:

- produced by shifting an 8-bit unsigned value left by any number of bits
- in the form 0x00XY00XY
- in the form 0XXY00XY00
- in the form $0 \times X Y X Y X Y X Y$


| 256k Flash ROM |  |
| :---: | :---: |
| 32k RAM | $\begin{gathered} 0 \times 2000.0000 \\ \downarrow \\ 0 \times 2000.7 \mathrm{FFF} \end{gathered}$ |
| I/O ports | $\begin{aligned} & 0 \times 4000.0000 \\ & \underset{y}{\downarrow} \\ & 0 x 400 \mathrm{~F} . \mathrm{FFFF} \end{aligned}$ |
| $\begin{gathered} \text { Internal I/O } \\ \text { PPB } \end{gathered}$ | $\begin{aligned} & 0 x E 000.0000 \\ & \text { 0xE004.1FFF } \end{aligned}$ |

DCB 1,2,3; allocates three 8-bit byte(s)
DCW 1,2,3; allocates three 16-bit halfwords
DCD 1,2,3; allocates three 32-bit words
SPACE 4

