## **Introduction to Embedded Systems**

EE319K (Gerstlauer), Spring 2013

## **Midterm 1 Solutions**

Date: February 21, 2013

UT EID: \_\_\_\_\_

Printed Name:

Last,

First

Your signature is your promise that you have not cheated and will not cheat on this exam, nor will you help others to cheat on this exam:

Signature: \_\_\_\_\_

#### **Instructions:**

- Closed book and closed notes.
- No calculators or any electronic devices (turn cell phones off).
- Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space (boxes) provided.
- Anything outside the boxes will be ignored in grading.
- For all questions, unless otherwise stated, find the most efficient (time, resources) solution.

Problem 1	10	
Problem 2	10	
Problem 3	15	
Problem 4	20	
Problem 5	30	
Problem 6	15	
Total	100	

## Problem 1 (10 points): Numbers

(a) (5 points) How many bits are minimally needed to represent all days in a year? What C data type should be used to store such values?

Number of Bits	9 bits
C Data Type	uint16_t or unsigned short

(b) (5 points) What values has the 8-bit number 0x70 when converted to decimal and binary representations?

Signed decimal	Unsigned decimal	Binary
7 * 16 = 112	7 * 16 = 112	%01110000

#### Problem 2 (10 points): Interfacing

Interface a switch to (input) port PA7 of the LM3S1968 using negative logic. Assuming that no current can flow in or out of the LM3S1968 and that the switch is perfect (zero resistance when closed), what current will flow through the switch when it is closed?



#### Problem 3 (15 points): Arithmetic and Addressing

(a) (5 points) For the following operation sequence, what will be the value of register R0 and condition code bits N, Z, V and C after execution of the sequence. Assume all values and registers are 8-bit wide:

8-bit sequence	R0	Ν	Z	V	С
$R1 \leftarrow -111$ $R2 \leftarrow 221$ $R0 \leftarrow R1 + R2$	110	0	0	1	1

(b) (5 points) Consider the following operation sequence (in regular 32-bit ARM assembly):

LDR R1,=-168 ASRS R2,R1,#2 CMP R1,R2

Mark which of the following branches will be taken after executing the above sequence:

Branch	Taken	Not taken
BEQ		Х
BHS		Х
BGE		X
BLO	Х	
BLT	Х	

(c) (5 points) Consider the following assembly program:

AREA CODE ;assume this starts at address 0x0000.1000 num DCD 0x87654321 Start LDR R0,=num LDRSH R1,[R0]

What is the value in register R1 at the end of execution?

Big: 0xFFFF8765 Little: 0x00004321

(the ARM can be configured to different endianess and the result depends on that; default is little)

## Problem 4 (20 points): Execution

Given the following ARM assembly program:

		AREA	DATA	ł	
00000000	res	DCD	0		
		AREA	CODE	]	
B500	f	PUSH		$\{LR\}$	
2801		CMP		R0,#0x01	
D007		BEQ		done	
B401		PUSH		{R0}	
F1A00001		SUB		R0, R0, ‡	<b>‡</b> 1
F7FFFF8		BL		f	
BC02		POP		{R1}	
FB00F001		MUL		R0, R0, F	٦1
F85DEB04	done	POP		$\{LR\}$	
4770		BX		LR	
F04F0002	Start	MOV		R0,#2	
F7FFFFEE		BL		f	
4900		LDR		R1,=res	
6008		STR		R0,[R1]	
	00000000 B500 2801 D007 B401 F1A00001 F7FFFF8 BC02 FB00F001 F85DEB04 4770 F04F0002 F7FFFFEE 4900 6008	00000000 res B500 f 2801 D007 B401 F1A00001 F7FFFF8 BC02 FB00F001 F85DEB04 done 4770 F04F0002 Start F7FFFFEE 4900 6008	AREA         00000000       res       DCD         AREA         B500       f       PUSH         2801       CMP         D007       BEQ         B401       PUSH         F1A00001       SUB         F7FFFF8       BL         BC02       POP         FB00F001       MUL         F85DEB04       done       POP         4770       Start       MOV         F7FFFFEE       BL       4900         6008       STR       STR	AREA       DATA         00000000       res       DCD       0         AREA       CODE         B500       f       PUSH         2801       CMP       D007         B401       PUSH       BEQ         F1A00001       SUB       SUB         F7FFFF8       BL       BL         BC02       POP       BX         F85DEB04       done       POP         4770       Start       MOV         F7FFFFEE       BL       4900         6008       STR       STR	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

(a) (10 points) Assume the stack pointer SP is initialized to 0x2001.0000. Show the contents of the stack and indicate the location of the stack pointer right after the point when the statement at address 'f' has just been executed for the second time.

		_	
0x2000.FFEC			
0x2000.FFF0			
0x2000.FFF4	0x0000.05E1	SP	
0x2000.FFF8	0x0000.0002		
0x2000.FFFC	0x0000.05F5	1	
		-	

(b) (5 points) What is the value in memory location 'res' at the end of execution?

2

(c) (5 points) What general functionality does the subroutine 'f' implement?

Factorial (n!)

### Problem 5 (30 points): Input/Output

You are asked to develop a software module to control the seatbelt warning lamp as part of a car dashboard. For the part of the system that you are responsible for, the following inputs and outputs are relevant (all positive logic):

- Ports PB5...PB2 are connected to a RPM sensor that reports the current engine speed as a scaled (in units/increments of 500 RPM) unsigned 4-bit integer value, i.e. if the sensor reports a value of 2 on PB5...PB2, the engine speed is 1000 RPM.
- Port PB0 is connected to the seatbelt switch that indicates whether the seatbelt is fastened.
- Port PB7 is connected to the safety warning indicator LED.

Your subsystem is supposed to turn on the LED if the engine is running ( $RPM \ge 1000$ ) and the seatbelt is not fastened.

Since your code is part of a bigger system, make sure to develop subroutines that are friendly, i.e. that do not modify unrelated bits of ports. You can assume that relevant definitions are given:

```
GPIO_PORTB_DATA_R

GPIO_PORTB_DIR_R

GPIO_PORTB_AFSEL_R

GPIO_PORTB_DEN_R

SYSCTL_RCGCGPIO_R

SYSCTL_RCGCGPIO_GPIOB (= 0x0000002, port B clock gating control)
```

(a) (10 points) Write the assembly code for the initialization subroutine of the *Belt* module. The *Belt\_Init* subroutine should make PB7 an output, and PB0 and PB5 through PB2 inputs. Fill in the blanks in the code template below. You are not allowed to use bit-specific addressing or the BIC instruction.

```
Belt Init
    LDR R1, =SYSCTL_RCGCGPIO_R
    LDR R0, [R1]
    ORR_R0,R0,#SYSCTRL_RCGCGPIO_GPIOB
    STR R0, [R1]
    NOP
    NOP
    LDR R1, =GPIO_PORTB_DIR_R
    LDR R0, [R1]
    ORR R0,R0,#0x80
    AND R0,R0,#0xC2_
    STR R0, [R1]
    LDR R1, =GPIO_PORTB_AFSEL_R
    LDR R0, [R1]
    AND R0,R0,#0x42
    STR R0, [R1]
    LDR R1, =GPIO PORTB DEN R
    LDR R0, [R1]
    ORR R0,R0,#0xBD___
    STR R0, [R1]
    BX LR
```

- (b) (20 points) Write a main C program that first calls the *Belt\_Init* subroutine from (a) then performs a loop over and over to turn the LED on iff (if and only if)
  - the engine is running (RPM  $\geq 1000$ ), and
  - the seatbelt is not fastened.

In all other cases, the LED should be off.

```
// declaration of function implemented in assembly
void Belt_Init(void);
// main program
void main(void)
{
  Belt_Init();
  while(1) {
    if((((GPIO PORTB DATA R & 0x3C) >> 2) >= 2) &&
        ((GPIO_PORTB_DATA_R \& 0x01) == 0)) 
      GPIO PORTB DATA R | = 0 \times 80;
    } else {
      GPIO PORTB DATA R &= 0x7F;
    }
  }
}
// alternate main program
void main(void)
{
  Belt_Init();
  while(1) {
    if((((GPIO_PORTB_DATA_R >> 2) && 0x0F) >= 2) &&
        ((GPIO_PORTB_DATA_R & 0x01) == 0)) {
      GPIO PORTB DATA R | = 0 \times 80;
    } else {
      GPIO PORTB DATA R &= 0x7F;
    }
  }
```

## Problem 6 (15 points): C Programming and Parameter Passing

Given below is the C code for a function that checks whether a number is prime. Translate the C code into assembly. Follow the AAPCS calling convention standard, i.e. use register R0 both to pass value 'v' and return the result, and you can freely use registers R0 through R3. Note: in ARM assembly, the modulo operation (A % B) has to be implemented as (A - (B \* (A / B))).

```
C code
                                       Assembly code
int32_t prime(int32_t v)
                                       prime
{
                                              MOV R1,#2
 unsigned int32_t;
                                       loop
                                              CMP
                                                   R1,R0
                                              BLO done1
 for(i = 2; i < v; i++) {</pre>
                                              UDIV R2,R0,R1
   if((v % i) == 0) {
     return 0;
                                              MUL R2,R2,R1
    }
                                                   R0,R2
                                              CMP
  }
                                              BEQ done0
                                              ADD R1,R1,#1
 return 1;
}
                                              В
                                                    loop
                                       done0 MOV
                                                   R0,#0
                                                   done
                                              В
                                       done1 MOV
                                                   R0,#1
                                       done
                                              ΒX
                                                   LR
```

# **ASCII Table**

BITS 4 to 6									
		0	1	2	3	4	5	6	7
	0	NUL	DLE	SP	0	@	Р	`	р
В	1	SOH	DC1	!	1	А	Q	a	q
Ι	2	STX	DC2	П	2	В	R	b	r
Т	3	ETX	DC3	#	3	С	S	С	S
S	4	EOT	DC4	\$	4	D	Т	d	t
	5	ENQ	NAK	0/0	5	Ε	U	е	u
0	6	ACK	SYN	&	6	F	V	f	v
	7	BEL	ETB	I	7	G	W	g	W
Т	8	BS	CAN	(	8	Η	Х	h	Х
0	9	HT	ΕM	)	9	I	Y	-і	У
	А	$\mathbf{LF}$	SUB	*	:	J	Ζ	j	Z
3	В	VT	ESC	+	;	K	[	k	{
	С	FF	FS	,	<	L	$\setminus$	1	;
	D	CR	GS	-	=	М	]	m	}
	Ε	SO	RS	•	>	Ν	~	n	~
	F	S1	US	/	?	0		0	DEL

**Memory access instructions** LDR Rd, [Rn] ; load 32-bit number at [Rn] to Rd Rd, [Rn, #off] ; load 32-bit number at [Rn+off] to Rd LDR LDR Rd, =value ; set Rd equal to any 32-bit value (PC rel) ; load unsigned 16-bit at [Rn] to Rd LDRH Rd, [Rn] Rd, [Rn, #off] ; load unsigned 16-bit at [Rn+off] to Rd LDRH ; load signed 16-bit at [Rn] to Rd LDRSH Rd, [Rn] Rd, [Rn, #off] ; load signed 16-bit at [Rn+off] to Rd LDRSH LDRB Rd, [Rn] ; load unsigned 8-bit at [Rn] to Rd LDRB Rd, [Rn, #off] ; load unsigned 8-bit at [Rn+off] to Rd ; load signed 8-bit at [Rn] to Rd LDRSB Rd, [Rn] LDRSB Rd, [Rn, #off] ; load signed 8-bit at [Rn+off] to Rd ; store 32-bit Rt to [Rn] STR Rt, [Rn] STR Rt, [Rn, #off] ; store 32-bit Rt to [Rn+off] ; store least sig. 16-bit Rt to [Rn] STRH Rt, [Rn] Rt, [Rn, #off] ; store least sig. 16-bit Rt to [Rn+off] STRH STRB Rt, [Rn] ; store least sig. 8-bit Rt to [Rn] STRB Rt, [Rn, #off] ; store least sig. 8-bit Rt to [Rn+off] PUSH {Rt} ; push 32-bit Rt onto stack ; pop 32-bit number from stack into Rd POP  $\{Rd\}$ ; set Rd equal to the address at label ADR Rd, label  $MOV{S} Rd, <op2>$ ; set Rd equal to op2 MOV Rd, #im16 ; set Rd equal to im16, im16 is 0 to 65535 ; set Rd equal to -op2  $MVN{S} Rd, <op2>$ **Branch** instructions в label ; branch to label Always ; branch if Z == 1Equal BEO label ; branch if Z == 0Not equal BNE label label ; branch if C == 1 BCS Higher or same, unsigned  $\geq$ label ; branch if C == 1Higher or same, unsigned  $\geq$ BHS BCC label ; branch if C == 0Lower, unsigned < BLO label ; branch if C == 0Lower, unsigned < label ; branch if N == 1Negative BMI label ; branch if N == 0BPL Positive or zero ; branch if V == 1Overflow label BVS BVC label ; branch if V == 0No overflow ; branch if C==1 and Z==0 Higher, unsigned > BHI label BLS label ; branch if C==0 or z==1 Lower or same, unsigned  $\leq$ ; branch if N == VGreater than or equal, signed  $\geq$ BGE label BLT label ; branch if N != VLess than, signed < label ; branch if Z==0 and N==V Greater than, signed > BGT ; branch if Z==1 or N!=V Less than or equal, signed  $\leq$ BLE label BX ; branch indirect to location specified by Rm Rm BL label ; branch to subroutine at label ; branch to subroutine indirect specified by Rm BLX Rm **Interrupt instructions** CPSIE Ι ; enable interrupts (I=0); disable interrupts (I=1) CPSID Ι

```
Logical instructions
   AND{S} {Rd,} Rn, <op2> ; Rd=Rn&op2 (op2 is 32 bits)
   ORR{S} {Rd}, Rn, <op2>; Rd=Rn|op2
                                           (op2 is 32 bits)
   EOR{S} {Rd}, Rn, <op2>; Rd=Rn^op2
                                           (op2 is 32 bits)
   BIC{S} {Rd,} Rn, <op2> ; Rd=Rn&(~op2) (op2 is 32 bits)
   ORN{S} {Rd,} Rn, <op2> ; Rd=Rn|(~op2) (op2 is 32 bits)
   LSR{S} Rd, Rm, Rs ; logical shift right Rd=Rm>>Rs (unsigned)
   LSR{S} Rd, Rm, #n
                         ; logical shift right Rd=Rm>>n
                                                             (unsigned)
                         ; arithmetic shift right Rd=Rm>>Rs (signed)
   ASR{S} Rd, Rm, Rs
   ASR{S} Rd, Rm, #n
                      ; arithmetic shift right Rd=Rm>>n
                                                                (signed)
  LSL{S} Rd, Rm, Rs ; shift left Rd=Rm<<Rs (signed, unsigned)
LSL{S} Rd, Rm, #n ; shift left Rd=Rm<<n (signed, unsigned)
Arithmetic instructions
   ADD{S} {Rd,} Rn, \langle op2 \rangle; Rd = Rn + op2
   ADD{S} {Rd,} Rn, \#im12; Rd = Rn + im12, im12 is 0 to 4095
   SUB{S} {Rd}, Rn, <op2>; Rd = Rn - op2
   SUB{S} {Rd,} Rn, #im12 ; Rd = Rn - im12, im12 is 0 to 4095
   RSB{S} {Rd}, Rn, <op2>; Rd = op2 - Rn
   RSB{S} {Rd_{,}} Rn_{,} \#im12 ; Rd = im12 - Rn_{,}
   CMP
          Rn, <op2>
                          ; Rn - op2
                                            sets the NZVC bits
          Rn, <op2>
                                            sets the NZVC bits
   CMN
                           ; Rn - (-op2)
   MUL{S} {Rd,} Rn, Rm
                                                 signed or unsigned
                          ; Rd = Rn * Rm
  MLA
          Rd, Rn, Rm, Ra ; Rd = Ra + Rn*Rm
                                                signed or unsigned
          Rd, Rn, Rm, Ra ; Rd = Ra - Rn*Rm
                                                signed or unsigned
  MLS
          {Rd,} Rn, Rm
                           ; Rd = Rn/Rm
                                                 unsigned
   UDIV
   SDIV
          {Rd,} Rn, Rm
                          ; Rd = Rn/Rm
                                                 signed
Notes Ra Rd Rm Rn Rt represent 32-bit registers
             any 32-bit value: signed, unsigned, or address
     value
     {S}
            if S is present, instruction will set condition codes
     #im12 any value from 0 to 4095
     #im16 any value from 0 to 65535
     {Rd,} if Rd is present Rd is destination, otherwise Rn
     #n
            any value from 0 to 31
            any value from -255 to 4095
     #off
            any address within the ROM of the microcontroller
     label
             the value generated by <op2>
     op2
Examples of flexible operand <op2> creating the 32-bit number. E.g., Rd = Rn+op2
   ADD Rd, Rn, Rm
                           ; op2 = Rm
   ADD Rd, Rn, Rm, LSL #n ; op2 = Rm<<n Rm is signed, unsigned
   ADD Rd, Rn, Rm, LSR #n ; op2 = Rm>>n Rm is unsigned
   ADD Rd, Rn, Rm, ASR #n ; op2 = Rm>>n Rm is signed
   ADD Rd, Rn, #constant; op2 = constant, where x and y are hexadecimal digits:
          • produced by shifting an 8-bit unsigned value left by any number of bits
           • in the form 0x00XY00XY
          • in the form 0xXY00XY00
             •
```



C	ondition code bits
N	negative
Ζ	zero
V	signed overflow

- C carry or unsigned overflow

256k Flash ROM	0x0000.0000 0x0003.FFFF
64k RAM	0x2000.0000 ↓ 0x2000 FFFF
I/O ports	0x4000.0000
Internal I/O PPB	0xE000.0000 0xE004.0FFF