```
Memory access instructions
                         ; load 32-bit number at [Rn] to Rd
   LDR
          Rd, [Rn]
          Rd, [Rn, #off] ; load 32-bit number at [Rn+off] to Rd
   LDR
   LDR
          Rd, =value ; set Rd equal to any 32-bit value (PC rel)
                        ; load unsigned 16-bit at [Rn] to Rd
   LDRH
          Rd, [Rn]
   LDRH
          Rd, [Rn, #off] ; load unsigned 16-bit at [Rn+off] to Rd
   LDRSH Rd, [Rn] ; load signed 16-bit at [Rn] to Rd
   LDRSH Rd, [Rn, #off] ; load signed 16-bit at [Rn+off] to Rd
   LDRB
          Rd, [Rn] ; load unsigned 8-bit at [Rn] to Rd
          Rd, [Rn, #off] ; load unsigned 8-bit at [Rn+off] to Rd
   LDRB
   LDRSB Rd, [Rn] ; load signed 8-bit at [Rn] to Rd
   LDRSB Rd, [Rn, #off] ; load signed 8-bit at [Rn+off] to Rd
                        ; store 32-bit Rt to [Rn]
   STR
         Rt, [Rn]
         Rt, [Rn, #off] ; store 32-bit Rt to [Rn+off]
   STR
   STRH
         Rt, [Rn] ; store least sig. 16-bit Rt to [Rn]
         Rt, [Rn, #off] ; store least sig. 16-bit Rt to [Rn+off]
   STRH
  STRB
         Rt, [Rn] ; store least sig. 8-bit Rt to [Rn]
         Rt, [Rn, #off] ; store least sig. 8-bit Rt to [Rn+off]
   STRB
                      ; push 32-bit Rt onto stack
   PUSH
          {Rt}
  pop 32-bit number from stack into Rd
ADR Rd, label ; set Rd equal to the address at label
MOV{S} Rd, <op2> ; set Rd equal to the address at label
                        ; set Rd equal to im16, im16 is 0 to 65535
          Rd, #im16
   VOM
   MVN{S} Rd, <op2>
                        ; set Rd equal to -op2
Branch instructions
        label ; branch to label
                                     Always
  BEQ label ; branch if Z == 1
                                     Equal
   BNE label ; branch if Z == 0
                                     Not equal
   BCS label ; branch if C == 1 Higher or same, unsigned ≥
   BHS label ; branch if C == 1 Higher or same, unsigned ≥
  BCC label ; branch if C == 0 Lower, unsigned <
   BLO label ; branch if C == 0 Lower, unsigned <
   BMI label ; branch if N == 1 Negative
   BPL label ; branch if N == 0 Positive or zero
   BVS label ; branch if V == 1
                                    Overflow
   BVC label ; branch if V == 0
                                     No overflow
   BHI label ; branch if C==1 and Z==0 Higher, unsigned >
   BLS label ; branch if C==0 or Z==1 Lower or same, unsigned ≤
   BGE label ; branch if N == V
                                     Greater than or equal, signed ≥
   BLT label ; branch if N != V
                                     Less than, signed <
   BGT label ; branch if Z==0 and N==V Greater than, signed >
   BLE label ; branch if Z==1 or N!=V Less than or equal, signed ≤
   BX
              ; branch indirect to location specified by Rm
        Rm
        label ; branch to subroutine at label
   BL
   BLX Rm
            ; branch to subroutine indirect specified by Rm
Interrupt instructions
  CPSIE I
                          ; enable interrupts (I=0)
   CPSID I
                          ; disable interrupts (I=1)
Logical instructions
   AND{S} {Rd,} Rn, <p2> ; Rd=Rn&op2
                                         (op2 is 32 bits)
   ORR{S} \{Rd,\} Rn, \langle op2 \rangle ; Rd=Rn | op2
                                         (op2 is 32 bits)
   EOR(S) {Rd,} Rn, <op2> ; Rd=Rn^op2 (op2 is 32 bits)
   BIC(S) {Rd,} Rn, <op2> ; Rd=Rn&(~op2) (op2 is 32 bits)
   ORN(S) {Rd,} Rn, <op2> ; Rd=Rn|(~op2) (op2 is 32 bits)
  LSR{S} Rd, Rm, Rs ; logical shift right Rd=Rm>>Rs (unsigned)
LSR{S} Rd, Rm, #n ; logical shift right Rd=Rm>>n (unsigned)
```

```
ASR{S} Rd, Rm, Rs
                             ; arithmetic shift right Rd=Rm>>Rs (signed)
                            ; arithmetic shift right Rd=Rm>>n (signed)
   ASR{S} Rd, Rm, #n
   LSL{S} Rd, Rm, Rs
                           ; shift left Rd=Rm<<Rs (signed, unsigned)</pre>
   LSL{S} Rd, Rm, #n
                            ; shift left Rd=Rm<<n (signed, unsigned)</pre>
Arithmetic instructions
   ADD{S} {Rd,} Rn, <op2> ; Rd = Rn + op2
   ADD{S} {Rd}, Rn, \#im12 ; Rd = Rn + im12, im12 is 0 to 4095
   SUB{S} {Rd,} Rn, <op2> ; Rd = Rn - op2
   SUB{S} {Rd,} Rn, \#im12 ; Rd = Rn - im12, im12 is 0 to 4095
   RSB{S} {Rd,} Rn, <p2> ; Rd = op2 - Rn
   RSB{S} {Rd,} Rn, \#im12 ; Rd = im12 - Rn
   CMP
           Rn, < op2>
                            ; Rn - op2
                                              sets the NZVC bits
           Rn, <op2>
                            ; Rn - (-op2)
   CMN
                                              sets the NZVC bits
   MUL
           {Rd,} Rn, Rm
                            ; Rd = Rn * Rm
                                                    signed or unsigned
   MLA
           Rd, Rn, Rm, Ra; Rd = Ra + Rn*Rm
                                                    signed or unsigned
   MLS
           Rd, Rn, Rm, Ra; Rd = Ra - Rn*Rm
                                                    signed or unsigned
   UDIV
           {Rd,} Rn, Rm
                            ; Rd = Rn/Rm
                                                    unsigned
                                                    signed
   SDIV
           {Rd,} Rn, Rm
                           ; Rd = Rn/Rm
Notes Ra Rd Rm Rn Rt represent 32-bit registers
     value
              any 32-bit value: signed, unsigned, or address
              if S is present, instruction will set condition codes
     {S}
     #im12
              any value from 0 to 4095
     #im16
              any value from 0 to 65535
     {Rd,}
              if Rd is present Rd is destination, otherwise Rn
     #n
              any value from 0 to 31
     #off
              any value from -255 to 4095
     label
              any address within the ROM of the microcontroller
              the value generated by <op2>
     op2
Examples of flexible operand <op2> creating the 32-bit number. E.g., Rd = Rn+op2
   ADD Rd, Rn, Rm
                             ; op2 = Rm
   ADD Rd, Rn, Rm, LSL #n ; op2 = Rm<<n Rm is signed, unsigned
   ADD Rd, Rn, Rm, LSR #n ; op2 = Rm>>n Rm is unsigned
   ADD Rd, Rn, Rm, ASR #n ; op2 = Rm>>n Rm is signed
   ADD Rd, Rn, #constant; op2 = constant, where X and Y are hexadecimal digits:
                 produced by shifting an 8-bit unsigned value left by any number of bits
                 in the form 0x00XY00XY
                                                                                  0x0000.0000
                 in the form 0xXY00XY00
                                                                      256k Flash
                 in the form 0xxyxyxyxy
                                                                        ROM
                                                                                  0x0003.FFFF
                  R0
                   <u>R1</u>
                                                                                  0x2000.0000
                                                                      32k RAM
                  R2
                              Condition code bits
                  R3
                              Ν
                                    negative
                                                                                  0x2000.7FFF
                  R4
                              Z
                                    zero
    General
                                                                                  0x4000.0000
    purpose -
                   <u>R6</u>
                              V
                                    signed overflow
                                                                       I/O ports
    registers
                  R7
                              C
                                    carry or
                   R8
                                                                                  0x400F.FFFF
                                    unsigned overflow
                  R9
                  R10
                                                                                  0xE000.0000
                                                                      Internal I/O
                  R11
                  R12
                                                                        PPB
                                                                                  0xE004.1FFF
     Stack pointer
               R13 (MSP)
     Link register
                R14 (LR)
```

DCB 1,2,3; allocates three 8-bit byte(s)
DCW 1,2,3; allocates three 16-bit halfwords
DCD 1,2,3; allocates three 32-bit words
SPACE 4; reserves 4 bytes

Program counter

R15 (PC)

Address	7	6	5	4	3	2	1	0	Name
\$400F.E608			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGCGPIO_R
\$4000.53FC	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTB_DATA_R
\$4000.5400	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTB_DIR_R
\$4000.5420	SEL	SEL	SEL	SEL	SEL	SEL	SEL	SEL	GPIO_PORTB_AFSEL_R
\$4000.551C	DEN	DEN	DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTB_DEN_R

Table 4.5. TM4C123 Port B parallel ports. Each register is 32 bits wide. Bits 31 – 8 are zero.

Address	31	30	29-7	6	5	4	3	2	1	0	Name
0xE000E100		F		UART	UART	Е	D	C	В	Α	NVIC ENO R
				1	0						

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC ST CTRL R
\$E000E014	0			NVIC ST RELOAD R				
\$E000E018	0		24-bit CU	NVIC ST CURRENT R				

Address	31-29	28-24	23-21	20-8	7-5	4-0	Name
\$E000ED20	SYSTICK	0	PENDSV	0	DEBUG	0	NVIC SYS PRI3 R

Table 9.6. SysTick registers.

Table 9.6 shows the SysTick registers used to create a periodic interrupt. SysTick has a 24-bit counter that decrements at the bus clock frequency. Let f_{BUS} be the frequency of the bus clock, and let n be the value of the **RELOAD** register. The frequency of the periodic interrupt will be $f_{BUS}(n+1)$. First, we clear the **ENABLE** bit to turn off SysTick during initialization. Second, we set the **RELOAD** register. Third, we write to the **NVIC_ST_CURRENT_R** value to clear the counter. Lastly, we write the desired mode to the control register, **NVIC_ST_CTRL_R**. To turn on the SysTick, we set the **ENABLE** bit. We must set **CLK_SRC=1**, because **CLK_SRC=0** external clock mode is not implemented. We set **INTEN** to arm SysTick interrupts. The standard name for the SysTick ISR is **SysTick_Handler**.

ADC INFORMATION BELOW

Address			31-2			1		0	Name		
\$400F.E638						ADC1	ADC0		SYSCTL_RCGCADC_R		
	31-14	13-12	11-10	9-8	7-6	5-4	3-2	1-0			
\$4003.8020		SS3		SS2		SS1		SS0	ADC0_SSPRI_R		
		31-	16		15-12	11-8	7-4	3-0			
\$4003.8014					EM3	EM2	EM1	EM0	ADC0_EMUX_R		
	31-4						1	0			
\$4003.8000					ASEN3	ASEN2	ASEN1	ASEN0	ADC0_ACTSS_R		
\$4003.80A0						MU	ADC0_SSMUX3_R				
\$4003.80A4					TS0	IE0	END0	D0	ADC0_SSCTL3_R		
\$4003.8028					SS3	SS2	SS1	SS0	ADC0_PSSI_R		
\$4003.8004					INR3	INR2	INR1	INR0	ADC0_RIS_R		
\$4003.8008					MASK3	MASK2	MASK	MASK0	ADC0_IM_R		
							1				
\$4003.8FC4						Spe	ADC0_PC_R				
			11-								
\$4003.80A8						DA	ADC0_SSFIFO3_R				

Table 10.3. The TM4C ADC registers. Each register is 32 bits wide. LM3S has 10-bit data.

The Speed can be one of four values: 0x1,0x3,0x5, or0x7 for 125KHz, 250KHz, 500KHz or 1MHz respectively. We set bits 15–12 (EM3) in the ADC_EMUX_R register to specify how the ADC will be triggered. If we specify software start (EM3=0x0), then the software writes an 8 (SS3) to the ADC_PSSI_R to initiate a conversion on sequencer 3. Bit 3 (INR3) in the ADC_RIS_R register will be set when the conversion is complete. If we specify continuous sampling (EM3=0xF), then the system will continuously sample at the speed set and Bit 3 (INR3) in the ADC_RIS_R register will be set for every sample that is ready. We can enable and disable the sequencers using the ADC_ACTSS_R register. Which channel we sample is configured by writing to the ADC_SSMUX3_R register. The ADC_SSCTL3_R register specifies the mode of the ADC sample - Clear TS0 for no temperature sense, set IE0 so that the INR3 bit is set on ADC conversion and ADC0Seq3_Handler is executed when sample is ready. When using sequencer 3, there is only one sample, so END0 will always be set, signifying this sample is the end of the sequence. The D0 bit is 1 for differential input and 0 otherwise. The ADC_RIS_R register has flags that are set when the conversion is complete, assuming the IE0 bit is set. Write one to ADC ISC R to clear the corresponding bit in the ADC RIS R register.

UART INFORMATION BELOW

UARTO pins are on PA1 (transmit) and PA0 (receive). The **UARTO_IBRD_R** and **UARTO_FBRD_R** registers specify the baud rate. The baud rate **divider** is a 22-bit binary fixed-point value with a resolution of 2⁻⁶. The **Baud16** clock is created from the system bus clock, with a frequency of (Bus clock frequency)/**divider**. The baud rate is

Baud rate = Baud16/16 = (Bus clock frequency)/(16*divider)

We set bit 4 of the UARTO_LCRH_R to enable the hardware FIFOs. We set both bits 5 and 6 of the UARTO_LCRH_R to establish an 8-bit data frame. The RTRIS is set on a receiver timeout, which is when the receiver FIFO is not empty and no incoming frames have occurred in a 32-bit time period. The arm bits are in the UARTO_IM_R register. To acknowledge an interrupt (make the trigger flag become zero), software writes a 1 to the corresponding bit in the UARTO_IC_R register. We set bit 0 of the UARTO_CTL_R to enable the UART. Writing to UARTO_DR_R register will output on the UART. This data is placed in a 16-deep transmit hardware FIFO. Data are transmitted first come first serve. Received data are place in a 16-deep receive hardware FIFO. Reading from UARTO_DR_R register will get one data from the receive hardware FIFO. The status of the two FIFOs can be seen in the UARTO_FR_R register (FF is FIFO full, FE is FIFO empty). The standard name for the UARTO ISR is UARTO_Handler. RXIFLSEL specifies the receive FIFO level that causes an interrupt (010 means interrupt on $\geq \frac{1}{2}$ full, or 7 to 8 characters). TXIFLSEL specifies the transmit FIFO level that causes an interrupt (010 means interrupt on $\leq \frac{1}{2}$ full, or 9 to 8 characters).

	31–12	11	10	9	8		7–0	Name	
\$4000.C000		OE	BE	PE	FE		DATA	L	UART0_DR_R
			•	•					
		31-	-3		3	2	1	0	
\$4000.C004					OE	BE	PE	FE	UART0_RSR_R
	31-8	7	6	5	4	3		2-0	
\$4000.C018		TXFE	RXFF	TXFF	RXFE	BUSY			UART0_FR_R
									<u> </u>
	31–16				15-0				
\$4000.C024					DIVIN	Γ			UART0_IBRD_R
		31-	-6				5–0		
\$4000.C028						DIV	VFRAC		UART0_FBRD_R
	31–8	7	6 – 5	4	3	2	1	0	
\$4000.C02C		SPS	WPEN	FEN	STP2	EPS	PEN	BRK	UART0_LCRH_R
				_		_			
#4000 G020	31–10	9	8	7	6–3	2	l	0	LIADTO CTI D
\$4000.C030		RXE	TXE	LBE		SIRLP	SIREN	UARTEN	UART0_CTL_R
		21			<i>-</i>	•		2-0	
\$4000.C034		31-	-6		5-: RXIFI		UARTO IFLS R		
\$4000.C034					KAIFI	LSEL	1.X	IFLSEL	UAKTO_IFLS_K
	31-11	10	9	8	7	6	5	4	
\$4000.C038	31-11	OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	UARTO IM R
\$4000.C03C		OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	UARTO RIS R
\$4000.C040		OEMI	BEMIS	PEMIS	FEMIS	RTMIS	TXMI	RXMIS	UARTO MIS R
\$.500.C010		S	DEMIN	1 LIVIIO	1 LIVII	KIIVIIO	S	TAXIVIIO	STREET STREET
\$4000.C044		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	UARTO IC R
		LUZIO	DEIC	1 210	1 210	11110	11110	re	

Table 11.2. UART0 registers. Each register is 32 bits wide. Shaded bits are zero.