Final Exam

UT EID:			
Printed Name:	Last,	First	
Your signature is your pr on this exam. <u>You will n</u> <u>undue advantage</u> :	comise that you have not cheated and ot reveal the contents of this exam to	will not cheat on this exam, nor will you help others to others who are taking the makeup thereby giving the	o cheat <u>hem an</u>
Signature:			

Instructions:

- Closed book and closed notes. No books, no papers, no data sheets (other than the last four pages of this Exam)
- No devices other than pencil, pen, eraser (no calculators, no electronic devices), please turn cell phones off.
- Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space (boxes) provided. *Anything outside the boxes will be ignored in grading*.
- You have 180 minutes, so allocate your time accordingly.
- For all questions, unless otherwise stated, find the most efficient (time, resources) solution.
- Unless otherwise stated, make all I/O accesses friendly.
- Please read the entire exam before starting. See supplement pages for Device I/O registers.

Problem 1	10	
Problem 2	12	
Problem 3	12	
Problem 4	12	
Problem 5	12	
Problem 6	12	
Problem 7	10	
Problem 8	20	
Total	100	

(10) Question 1. Please place one letter/number for each box. Choose the best answer to each question. Part i) What the consequence of running the microcontroller at a higher speed?	
Part ii) When is the 7406 driver needed in interfacing?	
Part iii) What is the advantage of using binary vs. decimal fixed point?	
Part iv) What does the prototype void fun(uint32_t *) say?	
Part v) What memory does code get placed in?	
Part vi) Why is the bandwidth always lower than the baud-rate?	
Part Vii) How do we make a declaration be placed in ROM?	
Part viii) The AAPCS convention requires that we maintain the contents of these registers inside a subroutine?	
Part ix) Where are local variables allocated their space?	
Part x) Which two shift operations are the same?	
 A) The Cortex M has a Harvard Architecture. B) The PC always fetches instructions from flash memory in a von Neumann architecture. C) ASL and LSL are the same. D) ASR and LSR are the same. E) In RAM because code needs to be able to grow the stack. F) Registers R0 through R3. G) Registers R0 through R11. H) In ROM because it does not get modified. I) UART uses start and stop bits in addition to the 8-bits of data. J) Local variables are stored on the stack. K) Local variables are stored on the stack. K) Local variables are stored in registers. L) The LED needs more than 3.3 V. M) Binary takes less space than decimal. O) It creates a negative logic interface. P) To satisfy the Nyquist Theorem. Q) Binary fixed point math is simpler than decimal. R) Because the UART sends a data bit value 0 as 0V and a data bit value 1 at 3.3V. S) The function does not accept an 8 or 16 bit unsigned integer. T) The receiver uses it to synchronize timing with the transmitter. U) The function expects a pointer to a 32-bit unsigned integer as input. V) Black box testing is more detailed than white box testing. W) It decouples the production of data from the consumption of data. X) The switch needs more than 10mA current. Y) If running on battery we drain the battery faster. Z) It provides for debugging, allowing you to download code and debug your software. I) In order to handle either positive or negative values. By using a const modifier in the declaration. Specifies it as an address or a	

(12) Question 2

(5) Part a) What are the Condition code bits after each of the following ARM instructions are executed sequence?

Instructions	CC Bits
MOV R0, #-1	N=0; Z=0;V=0; C=0
LSRS R0,#30	
SUBS R0,#1	
CMP R0, #4	
ADD R0,#1	
CMP R0,#3	

(2) Part b) Calculate the divider and the Integer and fractional part of the Baud-rate assuming we want a 100kbps baud-rate. The clock rate is 50MHz.



(2) Part c) A repeating pulse signal that is ON for 5ms and OFF for 5ms is being sampled in an application. What should the sampling frequency be to faithfully capture the signal?



(3) Part d) In the LED circuit interface to the right the operating point of the LED is (3V, 5mA) and the V_{OL}=0.5V. Will the interface work? If it works then calculate the value of R. If it does not work, explain why?





(12) Question 3. Reverse-engineer UART parameters from the trace observed at a receiver below.

(2) Part b) What is the *baud rate* in **bits/sec**?

(2) Part c) What is the *maximum bandwidth* in bytes per second?

(4) Part d) Assume the UART has been initialized with busy wait synchronization. Write a C function that writes one character to the UART.

(2) Part e) Assuming the clock is at 80MHz, what value was written to the IBRD register to achieve the baud-rate calculated above?



(12) Question 4.

a) (4 points) For a 8-bit ADC with an analog input voltage range of 0 to2.55V, what are the following:

- (i) ADC precision
- (ii) ADC range
- (iii) ADC resolution

b) (2 points) What will the above 8-bit ADC return if the input voltage is 1.0V?

c) (6 points) Write an *ADC0_In* function (in C) that uses busy-wait synchronization to sample the ADC. The function reads the ADC output, and returns the 8-bit binary number. Assume the ADC has already been initialized to use sequencer 3 with a software trigger and channel 1. See supplement pages for ADC registers.

uint8_t ADC0_In(void) {

(12) Question 5.

The desired operating point of an LED is 1V, 10mA. Interface this LED to PB12 using positive logic. Assume the V_{OL} of the 7406 is 0.5V. Assume the microcontroller output voltages are $V_{OH} = 3.3V$ and $V_{OL} = 0.2V$. Specify values for any resistors needed. Show equations of your calculations used to select resistor values.

Draw the circuit along with any additional components needed.



(12) Question 7: FIFO

Write a C program that implements a FIFO data structure with exactly two elements. You have to implement the Fifo_Init, FiFo_Get and Fifo_Put functions. The FiFo declaration and function prototypes for the functions are given below. Feel free to add any global variables you need: // Declarations

char FiFo[2];

// Add any other declarations here

 (10) Question 8: Convert the C code into assembly, assuming the AAPCS parameter passing convention and local variables. Remember, local variables use the stack, not registers.

```
uint16_t pow(unit8_t base, uint8_t exp){
    uint16_t prod;
    uint16_t n;
    prod = 1;
    for(n=exp; n>0; n--) {
        prod = prod * base;
    }
    return prod;
}
```

(20) Question 9: (Program) A stepper motor can be controlled by writing a 4-bit number to it. The repeating sequence 5,6,10,9,5,6,10,9... moves it clockwise (CW) and the repeating sequence 5,9,10,6,5,9,10,6... moves it counter clockwise (CCW). The delay between writes determines the speed of the motor. Assume a constant speed of the motor with time between writes of 50ms. Design a Moore FSM with four states that takes a single input PA0 (0: CW; 1:CCW) and four outputs (PD0-3).

a) (10 points) Give the FSM state graph for the stepper motor.

b) (**10 points**) Complete the code below by adding state #defines and FSM array entries and the FSM loop.

```
struct State{
    uint8_t out; // output produced in this state
    uint32_t wait; // delay in 10µs units
    uint8_t next[4]; // list of next states
};
typedef struct State SType;
SType FSM[4] = {
    SType curState = ; //set the initial state here
    int main() {
        // All Port Initialization done for you - Ccomplete the FSM loop below
        "
        while(1) {
        }
}
```

Page 10

Memory access instructions

	LDR	Rd,	[Rn]		;	load 32	-bit r	umber	at [Rn] t	o Rd	
	LDR	Rd,	[Rn,	#off]	;	load 32	-bit r	umber	at [Rn+of	f] to Rd	
	LDR	Rd,	=val	ue	;	set Rd (equal	to any	/ 32-bit v	value (PC rel)	
	LDRH	Rd,	[Rn]		;	load una	signed	l 16-bi	t at [Rn]	to Rd	
	LDRH	Rd,	[Rn,	#off1	;	load un	signed	l 16-b	it at [Rn+	offl to Rd	
	LDRSH	Rd.	[Rn]			load si	aned 1	6-bit	at [Rn] t	o Rd	
	LDRSH	Rd	[Rn	#off1		load si	ned 1	6-bit	at [Rn+of	fl to Rd	
	LDRB	Rd	[Rn]	"011]		load un	signed i	. 0 210 1 8-hit	at [Rn]	to Rd	
	LDRB	Pd	[Dn	#off1		load un	signed	8-bit	- at [Pn+o	offl to Pd	
	LDRSB	Pd	[Dn]	"OII]		load si	anod 8	l = bi + i	$a \in [Rn] + c$		
	IDRSD	Rd, Dd		#~ff1		load si	aned o) DIC C	t [Rn] CO	to Pd	
		Ru,	[RII,	#OII]		toau sig	gneu d				
		RL,		#~~~~1		store 3	2-DIC	RL LO			
	SIR	RL,	[RII,	#OII]	,	store 3					
	STRH	Rt,	[Rn]	"	;	store le	east s	ig. 10	DIC RU U	O [RN]	
	STRH	Rt,	[Rn,	#OII]	;	store le	east s	ig. 10	DIC RC C	O [RN+OII]	
	STRB	Rt,	[Rn]	"	;	store le	east s	ig. 8-	-DIT RT TO	(Rn)	
	STRB	Rt,	[Rn,	#OII]	;	store le	east s	sig. 8-	-DIT RT TO	[Rn+orr]	
	PUSH	{Rt}			;]	push 32	-bit F	t onto	stack		
	POP	{Rd}		_	;]	pop 32-1	bit nu	umber i	from stack	into Rd	
	ADR	Rd,	labe	2	;	set Rd e	equal	to the	e address	at label	
	MOV {S}	Rd,	<op2< td=""><td>2></td><td>;</td><td>set Rd e</td><td>equal</td><td>to op2</td><td>2</td><td></td><td></td></op2<>	2>	;	set Rd e	equal	to op2	2		
	MOV	Rd,	#im1	.6	;	set Rd (equal	to imi	L6, im16 i	.s 0 to 65535	
	MVN {S}	Rd,	<op2< td=""><td>2></td><td>;</td><td>set Rd (</td><td>equal</td><td>to -op</td><td>52</td><td></td><td></td></op2<>	2>	;	set Rd (equal	to -op	5 2		
Bra	nch instru	ictions	5								
	B la	abel	;	branch	to	label	Alv	ays			
	BEQ la	abel	;	branch	if	z == 1	Equ	ıal			
	BNE la	abel	;	branch	if	Z == 0	Not	equal	L		
	BCS la	abel	;	branch	if	C == 1	Hig	her o	same, un	ısigned ≥	
	BHS la	abel	;	branch	if	C == 1	Hig	her o	same, un	ısigned ≥	
	BCC la	abel	;	branch	if	C == 0	Lov	ver, un	nsigned <		
	BLO la	abel	;	branch	if	C == 0	Lov	ver, un	nsigned <		
	BMI la	abel	;	branch	if	N == 1	Neg	ative			
	BPL la	abel	;	branch	if	N == 0	Pos	itive	or zero		
	BVS la	abel	;	branch	if	V == 1	Ove	erflow			
	BVC la	abel	;	branch	if	V == 0	No	overf	Low		
	BHI la	abel	;	branch	if	C==1 a	nd Z==	:0 Hig	gher, unsi	.gned >	
	BLS la	abel	;	branch	if	C==0 o:	r Z==	-1 Lov	ver or sam	ne, unsigned ≤	
	BGE la	abel	;	branch	if	N == V	Gre	ater t	han or eq	ual, signed ≥	
	BLT la	abel	;	branch	if	N != V	Les	s than	n, signed	<	
	BGT la	abel	;	branch	if	Z==0 a	nd N==	V Gre	eater than	, signed >	
	BLE la	abel	;	branch	if	Z==1 o:	r N!=\	/ Less	s than or	equal, signed ≤	
	BX Rn	n	;	branch	in	direct f	to loc	ation	specified	l by Rm	
	BL la	abel	;	branch	to	subrout	tine a	t labe	- 1	-	
	BLX Rn	n	;	branch	to	subrout	tine i	ndired	ct specifi	ed by Rm	
Inte	errupt inst	ructio	ons						-	-	
	CPSIE	I			;	enable	inter	rupts	(I=O)		
	CPSID	I			;	disable	e inte	rrupts	s (I=1)		
Log	gical instru	ictions	5		-			-			
Ċ	AND { S }	{Rd,	} Rr	n, <op2></op2>	• ;	Rd=Rn&	op2	(op2	is 32 bit	s)	
	ORR {S}	{Rd,	} Rr	1, <op2></op2>	;	Rd=Rn o	op2	(op2	is 32 bit	s)	
	EOR {S}	{Rd,	} Rr	1, <op2></op2>	;	Rd=Rn^	op2	(op2	is 32 bit	s)	
	BIC{S}	{Rd.	} Rr	1, <op2></op2>	;	Rd=Rn&	- (~op2)	(op2	is 32 bit	s)	
	ORN {S}	{Rd.	} Rr	1, <op2></op2>	• ;	Rd=Rn	(~op2)	(op2	is 32 bit	.s)	
	LSR{S}	Rd.	Rm.	Rs	;	logica	l shif	t riol	nt Rd=Rm>>	Rs (unsigned)	
	LSR{S}	Rd.	Rm.	#n	;	logica	l shif	t riat	nt Rd=Rm>>	n (unsigned)	
	ASR{S}	Rd,	Rm,	Rs	;	arithm	etic s	hift	right Rd=R	m>>Rs (signed)	
		-	-						-		

Final Exam

```
ASR{S} Rd, Rm, #n
                           ; arithmetic shift right Rd=Rm>>n (signed)
   LSL{S} Rd, Rm, Rs
                           ; shift left Rd=Rm<<Rs (signed, unsigned)
   LSL{S} Rd, Rm, #n
                          ; shift left Rd=Rm<<n (signed, unsigned)
Arithmetic instructions
   ADD{S} {Rd}, Rn, <op2>; Rd = Rn + op2
  ADD{S} {Rd,} Rn, #im12; Rd = Rn + im12, im12 is 0 to 4095
   SUB{S} {Rd}, Rn, <op2>; Rd = Rn - op2
   SUB{S} {Rd}, Rn, \#im12; Rd = Rn - im12, im12 is 0 to 4095
  RSB{S} {Rd_{1}} Rn_{1} < op2 > ; Rd = op2 - Rn
  RSB{S} {Rd,} Rn, \#im12; Rd = im12 - Rn
                        ; Rn – op2
   CMP
          Rn, <op2>
                                             sets the NZVC bits
   CMN
          Rn, <op2>
                          ; Rn - (-op2)
                                             sets the NZVC bits
  MUL{S} {Rd}, Rd, Rm; Rd = Rn * Rm
                                                  signed or unsigned
  MLA
          Rd, Rn, Rm, Ra ; Rd = Ra + Rn*Rm
                                                  signed or unsigned
  MLS
          Rd, Rn, Rm, Ra ; Rd = Ra - Rn*Rm signed or unsigned
                           ; Rd = Rn/Rm
   UDIV
          {Rd,} Rn, Rm
                                                  unsigned
   SDIV
          {Rd, } Rn, Rm
                           ; Rd = Rn/Rm
                                                  signed
Notes Ra Rd Rm Rn Rt represent 32-bit registers
     value
             any 32-bit value: signed, unsigned, or address
             if S is present, instruction will set condition codes
     {S}
     #im12
             any value from 0 to 4095
     #im16
             any value from 0 to 65535
     {Rd, }
             if Rd is present Rd is destination, otherwise Rn
             any value from 0 to 31
     #n
             any value from -255 to 4095
     #off
     label
             any address within the ROM of the microcontroller
             the value generated by <op2>
     op2
Examples of flexible operand <op2> creating the 32-bit number. E.g., Rd = Rn+op2
   ADD Rd, Rn, Rm
                           ; op2 = Rm
   ADD Rd, Rn, Rm, LSL #n ; op2 = Rm<<n Rm is signed, unsigned
  ADD Rd, Rn, Rm, LSR #n; op2 = Rm>>n Rm is unsigned
  ADD Rd, Rn, Rm, ASR #n ; op2 = Rm>>n Rm is signed
   ADD Rd, Rn, #constant ; op2 = constant, where X and Y are hexadecimal digits:
                produced by shifting an 8-bit unsigned value left by any number of bits
                in the form 0x00XY00XY
                                                                              0x0000.0000
                                                                  256k Flash
                in the form 0xXY00XY00
                                                                    ROM
                in the form 0xXYXYXYX
                                                                              0x0003.FFFF
                 R0
                 R1
                                                                              0x2000.0000
                                                                   32k RAM
                 R2
                           Condition code bits
                 R3
                                                                              0x2000.7FFF
                           N negative
                 R4
   General
                 R5
                           Z zero
                                                                              0x4000.0000
                 R6
   purpose -
                                                                   I/O ports
                           V signed overflow
                 R7
   registers
                           C carry or
                 R8
                                                                              0x400F.FFFF
                              unsigned overflow
                 R9
                 R10
                                                                              0xE000.0000
                                                                  Internal I/O
                 R11
                 R12
                                                                     PPB
                                                                              0xE004.1FFF
             R13 (MSP)
R14 (LR)
    Stack pointer
    Link register
              R15 (PC)
  Program counter
            1,2,3 ; allocates three 8-bit byte(s)
      DCB
            1,2,3 ; allocates three 16-bit halfwords
      DCW
            1,2,3 ; allocates three 32-bit words
      DCD
      SPACE 4
               ; reserves 4 bytes
```

NVIC_ST_CURRENT_R

Address	7	6	5	4	3	2	1	0	Name
\$400F.E608			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGCGPIO_R
\$4000.53FC	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTB_DATA_R
\$4000.5400	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTB_DIR_R
\$4000.5420	SEL	SEL	SEL	SEL	SEL	SEL	SEL	SEL	GPIO_PORTB_AFSEL_R
\$4000.551C	DEN	DEN	DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTB_DEN_R

Table 4.5. TM4C123 Port B parallel ports. Each register is 32 bits wide. Bits 31 – 8 are zero.

	Address		31	30	29-7	6	5	4	3	2	1		0	Name
	0xE000E100)		F		UART1	UART0	Е	D	С	В		Α	NVIC_EN0_R
Ac	ldress	31-2	24 2	23-17	16	15-3	2		1	0		Nar	ne	
\$E	000E010	0		0	COUNT	0	CLK_SR0	CI	INTEN	ENA	BLE	NV	IC_ST	_CTRL_R
\$E	000E014	0	24-bit RELOAD					alue				NV	IC ST	RELOAD R

Address	31-29	28-24	23-21	20-8	7-5	4-0	Name
\$E000ED20	SYSTICK	0	PENDSV	0	DEBUG	0	NVIC_SYS_PRI3_R

24-bit CURRENT value of SysTick counter

Table 9.6. SysTick registers.

0

\$E000E018

Table 9.6 shows the SysTick registers used to create a periodic interrupt. SysTick has a 24-bit counter that decrements at the bus clock frequency. Let f_{BUS} be the frequency of the bus clock, and let *n* be the value of the **RELOAD** register. The frequency of the periodic interrupt will be $f_{BUS}/(n+1)$. First, we clear the **ENABLE** bit to turn off SysTick during initialization. Second, we set the **RELOAD** register. Third, we write to the **NVIC_ST_CURRENT_R** value to clear the counter. Lastly, we write the desired mode to the control register, **NVIC_ST_CTRL_R**. To turn on the SysTick, we set the **ENABLE** bit. We must set **CLK_SRC=1**, because **CLK_SRC=0** external clock mode is not implemented. We set **INTEN** to enable interrupts. The standard name for the SysTick ISR is **SysTick_Handler**.

Address			31-2			1 0 1			Name
\$400F.E638						ADC1	ADC1 ADC0		SYSCTL_RCGCADC_R
	31-14	13-12	11-10	9-8	7-6	5-4	3-2	1-0	
\$4003.8020		SS3		SS2		SS1		SS0	ADC0_SSPRI_R
		31-	-16		15-12	11-8	7-4	3-0	
\$4003.8014					EM3	EM2	EM1	EM0	ADC0_EMUX_R
		31	-4		3	2	1	0	
\$4003.8000					ASEN3	ASEN2	ASEN1	ASEN0	ADC0_ACTSS_R
\$4003.80A0						MU	ADC0_SSMUX3_R		
\$4003.80A4					TS0	IE0	END0 D0		ADC0_SSCTL3_R
\$4003.8028					SS3	SS2	SS1	SS0	ADC0_PSSI_R
\$4003.8004					INR3	INR2	INR1	INR0	ADC0_RIS_R
\$4003.8008					MASK3	MASK2	MASK1	MASK0	ADC0_IM_R
\$4003.8FC4						Spe	ed		ADC0_PC_R
		31-	-12			11-	-0		
\$4003.80A8						DA	ГА		ADC0_SSFIFO3_R

Table 10.3. The TM4C ADC registers. Each register is 32 bits wide. LM3S has 10-bit data.

Set Speed to 00 for slow speed operation. The ADC has four sequencers, but we will use only sequencer 3. We set the ADC_SSPRI_R register to 0x3210 to make sequencer 3 the lowest priority. Because we are using just one sequencer, we just need to make sure each sequencer has a unique priority. We set bits 15–12 (EM3) in the ADC_EMUX_R register to specify how the ADC will be triggered. If we specify software start (EM3=0x0), then the software writes an 8 (SS3) to the ADC_PSSI_R to initiate a conversion on sequencer 3. Bit 3 (INR3) in the ADC_RIS_R register will be set when the conversion is complete. We can enable and disable the sequencers using the ADC_ACTSS_R register. Which channel we sample is configured by writing to the ADC_SSMUX3_R register. The ADC_SSCTL3_R register specifies the mode of the ADC sample. Clear TS0. We set IE0 so that the INR3 bit is set on ADC conversion, and clear it when no flags are needed. We will set IE0 for both interrupt and busy-wait synchronization. When using sequencer 3, there is only one

sample, so **END0** will always be set, signifying this sample is the end of the sequence. Clear the **D0** bit. The **ADC_RIS_R** register has flags that are set when the conversion is complete, assuming the **IE0** bit is set. Do not set bits in the **ADC_IM_R** register because we do not want interrupts. Write one to **ADC_ISC_R** to clear the corresponding bit in the **ADC_RIS_R** register.

UARTO pins are on PA1 (transmit) and PA0 (receive). The **UARTO_IBRD_R** and **UARTO_FBRD_R** registers specify the baud rate. The baud rate **divider** is a 22-bit binary fixed-point value with a resolution of 2⁻⁶. The **Baud16** clock is created from the system bus clock, with a frequency of (Bus clock frequency)/**divider**. The baud rate is

Baud rate = Baud16/16 = (Bus clock frequency)/(16*divider) We set bit 4 of the UART0_LCRH_R to enable the hardware FIFOs. We set both bits 5 and 6 of the UART0_LCRH_R to establish an 8-bit data frame. The **RTRIS** is set on a receiver timeout, which is when the receiver FIFO is not empty and no incoming frames have occurred in a 32-bit time period. The arm bits are in the UART0_IM_R register. To acknowledge an interrupt (make the trigger flag become zero), software writes a 1 to the corresponding bit in the UART0_IC_R register. We set bit 0 of the UART0_CTL_R to enable the UART. Writing to UART0_DR_R register will output on the UART. This data is placed in a 16-deep transmit hardware FIFO. Data are transmitted first come first serve. Received data are place in a 16-deep receive hardware FIFO. Reading from UART0_DR_R register (FF is FIFO full, FE is FIFO empty). The standard name for the UART0 ISR is UART0_Handler. RXIFLSEL specifies the receive FIFO level that causes an interrupt (010 means interrupt on $\geq \frac{1}{2}$ full, or 7 to 8 characters). TXIFLSEL specifies the transmit FIFO level that causes an interrupt (010 means interrupt on $\leq \frac{1}{2}$ full, or 9 to 8 characters).

	31-12	11	10	9	8		7–0		Name
\$4000.C000		OE	BE	PE	FE		DATA	1	UART0_DR_R
	-	31-	-3		3	2	1	0	-
\$4000.C004					OE	BE	PE	FE	UART0_RSR_R
	21.0	_		_				•	
+ 1000 G010	31-8	/	6	3	4	3		2-0	
\$4000.C018		TXFE	RXFF	TXFF	RXFE	BUSY			UART0_FR_R
	31_16				15_0				
\$4000 C024	51-10	1			DIVIN	Г			UARTO IBRD R
\$1000.0021					DIVIN				orikito_ibitb_it
		31-	-6				5-0		
\$4000.C028						DIV	/FRAC		UART0_FBRD_R
									-
	31-8	7	6 – 5	4	3	2	1	0	
\$4000.C02C		SPS	WPEN	FEN	STP2	EPS	PEN	BRK	UART0_LCRH_R
	31-10	9	8	7	6–3	2	1	0	-
\$4000.C030		RXE	TXE	LBE		SIRLP	SIREN	UARTEN	UART0_CTL_R
		21	(5	2		2.0	
\$4000 C024		51-	-0		J- DVIEI	S CEI	TV		UADTO IELS D
\$4000.C034					KAIP	JOLL	17	ILILI	UARTO_IPLS_R
	31-11	10	9	8	7	6	5	4	
\$4000.C038		OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	UART0_IM_R
\$4000.C03C		OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	UART0_RIS_R
\$4000.C040		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	UART0_MIS_R
\$4000.C044		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	UART0_IC_R
									_

Table 11.2. UART0 registers. Each register is 32 bits wide. Shaded bits are zero.