

Homework 4

EE 338L

Due 4/5/07

Design a single stage opamp to the specs shown below

Settles a 1V step to 99.99% accuracy in 50ns

$C_{in}=1\text{pF}$, $C_{fb}=3\text{pF}$, $C_L=1\text{pF}$

Input at $1.5\text{V} \pm 0.1\text{V}$

Output at 0.5V to 2.5V where $V_{DD}=3\text{V}$

Input referred noise density better than $12\text{nV}/\sqrt{\text{Hz}}$

Calculate W/L and I_d for every device in the circuit.

Calculate the unity gain bandwidth and the phase margin.

Handcalculation model as derived before:

.model pfet pmos level=1 vto=-.9 kp=60e-6 lambda=0.003

.model nfet nmos level=1 vto=.7 kp=150e-6 lambda=0.002

Draw up the bias circuit for the opamp starting with a $10\mu\text{A}$ current source.

