

Vulcan (Stanford - DeMicheli et al)
Polis (UC Berkeley - Vicentelli et al)

Margarida Jacome - UT Austin - 1997



- 1 Leverages research in logic synthesis
 - modeling: FSM (<= CFSM)</p>
 - automatic path to logic synthesis and formal verification (VIS)
- 1 Assisted partitioning (non-automatic)





1 System Modeling

- 1 Target Architecture & Partitioning
- **1** Software Implementation
- **1** Scheduling
- **1** Validation

Margarida Jacome - UT Austin - 1997



popular model for describing control systems: the behavior of a system is represented in terms of states and transitions between states

FSM model consists of:

- a set of *states*
- a set of *transitions* between states
- a set of actions associated with these states or transitions



FSM is a quintuple

<S, I, O, f: SxI -> S, h: SxI->O>

where:

S = {s₁, s₂, ..., s_l} is a set of *states*; I = {i₁, i₂, ..., t_m} is a set of *inputs*;

start **i1/o1 s**0 <mark>s1</mark> i2/o2

 $O = \{o_1, o_2, ..., o_n\}$ is a set of *outputs*; f is a next state function, which determines the next state from the current state and inputs;

h is an *output function*, which determines the outputs from the current state and inputs.







- Classical" FSMs have an implied synchronous hypothesis :
 - all the FSMs used to model a system must change state and produce their outputs simultaneously



The Synchronous Hypothesis







Mixed hardware-software systems may contain components that proceed at very different speeds

- synchronous hardware modules
 - » execute concurrently
 - » compute next state and outputs at each clock cycle
- software modules
 - » execute sequentially
 - » reaction to conditions may take hundreds of clock cycles to compute and propagate



FSMs can be used to model such systems but their use would be excessively cumbersome...

CFSMs: specialized model that incorporates the **unbounded delay assumption**



Margarida Jacome - UT Austin - 1997



- System modeled as a network of interacting CFSMs communicating through events
 - Each CFSM takes a non-zero unbounded time to perform its task
 - » at least before an implementation is chosen
- 1 Protocol between communicating CFSMs
 - receiver waits for the sender to emit the event
 - sender can proceed after emitting the event without the need to wait



implicit *one place buffer* between the sender and each receiver saves the event until it is detected (or overwritten)

Margarida Jacome - UT Austin - 1997

Network of CFSMs: Depth-1 Buffers



Margarida Jacome - UT Austin - 1997



An event is a triple $e = (e_n, e_v, e_t)$:

- 1 en is the name of the event
 - i.e., the "communication port" where it occurs
- $1 e_v \in e_v$ is the value of the event;
 - (ev is the set of values the event can take)
- 1 et, a non-negative integer, is the time of occurrence of a particular instance of an event
- Ex.: event with a name "temperature" could occur every time a certain sensor reports a new value, in the range between 0 and 100°C.
- Some events may not have "interesting" values (e.g., reset)-in this case e_V is the special symbol ϵ .

Margarida Jacome - UT Austin - 1997

Example: Seat Belt

Five seconds after the key is turned on, if the belt has not being fastened, an alarm will beep for ten seconds or until the key is turned off.

input events of the system:

event name	event values
*BELT	ON/OFF
*KEY	ON/OFF

event name event values

*ALARM ----- ON/OFF

Example (cont.)

Г

Five seconds after the key is turned on, if the belt has not being fastened, an alarm will beep for ten seconds or until the key is turned off.

internal events of the system (i.e., events exchanged by the system components and not visible outside):

event name	event values	
*START	€ ≪tl 5/10.atk	starting of the timer

Margarida Jacome - UT Austin - 1997







- 1 Trigger events
 - can be used *only once* to cause a transition of a given CFSM
 - » each occurrence is *consumed* by the triggered transition
 - can cause many transitions in *different* CFSMs
- 1 Pure value events
 - cannot directly cause a transition
 - can be used to choose among different possibilities involving the same set of trigger events (and their values).



Ex.: a given system must *sample the temperature every minute*, and react appropriately.

System can be modeled as a CFSM with two input events: <u>time</u> (*trigger*) and <u>temperature</u> (*pure value*).

the reaction (CFSM transition) can occur only due to a <u>time change</u>

the reaction must take into account the <u>value of the temperature</u> event when the time change event occurs.

Modeling both as events allows <u>some other system component to</u> react to temperature changes rather than time changes

Margarida Jacome - UT Austin - 1997



- the state of a CFSM consists of a set of event types that are <u>at the same time input and</u> <u>output for it</u>.
 - the <u>non-zero reaction time</u> of this feedback loop provides the "storage" capability that is required to implement the concept of *state*.



CFSMs: reaction time is unbounded and <u>non-zero</u>



A CFSM is a quintuple C = (I, E, O, R, F):

- I I = {(i'n, i'v), (i"n, iv),...} is a finite set of input event names and of the corresponding finite set of allowed values
- 1 E, I \supseteq E, is the set of "*trigger*" *input* event names

Events with names in (I - E) are "pure data" events

- 1 $O = \{(O'_n, O'_V), (O''_n, O''_V),...\}$ is a finite set of *output event names* and of the corresponding *finite set of allowed values*, such that $E \cap O = \emptyset$ (i.e., the same event cannot be a trigger input and an output)
- 1 R, {(e_n, e_v) | (e_n, e_v) $\in O, e_v \in e_v$ } $\supseteq R$, is a set of possible *initial values* of (some) *output* events
- 1 F, {(fi, fo) | fi = {(e'n, e'v) | (e'n, e'v) ∈ I, e'v ∈ e'v}, f⁰ = {(e"n, e"v) | (e"n, e"v) ∈ O, e"v ∈ e"v}⊇ F, is the *transition relation*
 - for all (fi, f^o) ∈ F there must exist at least one (i_n, i_v) ∈ E, i_v ∈ i_v such that (i_n, i_v) ∈ fⁱ (i.e., at least one trigger event)

Margarida Jacome - UT Austin - 1997

Seat Belt Example Revisited

Five seconds after the key is turned on, if the belt has not being fastened, an alarm will beep for ten seconds or until the key is turned off.

input events:	event name	event values
	*BELT	ON/OFF
	*KEY	ON/OFF
output events:	event name	event values
	*ALARM	ON/OFF
internal events	event name	event values
	*START	ε
	*END	5/10



Example: Formal Description





Margarida Jacome - UT Austin - 1997

Example: Formal Description (cont.)



Margarida Jacome - UT Austin - 1997



Seat Belt Example

The network of CFSMs would be composed by C_1 plus a CFSM implementing the timer, C_2 , defined as follows:

 $C_2 = (I_2, E_2, O_2, R_2, F_2):$

 $1 I_2 = \{(*START, \{\epsilon\}), (*TICK, \{\epsilon\}), (s_2, \{0,1, 2, 3, 4, 5, 6, 7, 8, 9\})\}$

represents an input event from the environment occurring once a second

- 1 $E_2 = \{(*START, \{\epsilon\}), (*TICK, \{\epsilon\})\}$
- $1 O_2 = \{(*END, \{5, 10\}), (s_2, \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9\})\}$

 $1 R_2 = \{(s_2, 0)\}$







1 System Modeling

Target Architecture & Partitioning

- **1** Software Implementation
- **1** Scheduling
- **1 Validation**



Embedded System Architecture





- 1 Communication between partitions is based on discrete event exchange
- In heterogeneous systems, "events" may be implemented differently



Two *implementation domains* can currently be handled:

Synchronous hardware
Software embedded in a micro-controller

Margarida Jacome - UT Austin - 1997



- 1 An event type is represented as a wire
 - event detection: input wire is found high
 - event emission : setting an output wire for a single clock tick



1 detecting the occurrence of an input event: whenever task polls its input buffer, finds it non-zero

```
occurred (event, InpBuff) != 0
```

1 event emission : writing a value to a virtual port

emit(event)

Margarida Jacome - UT Austin - 1997

IIII Interface Between Partitions



Translation of representations: sender to channel (A) and channel to receiver (C) Block B: gets the event across (mixed hardware software implementation)



- 1 Hardware to hardware
- **1** Software to hardware
- 1 Hardware to non-interrupt software
- Software to non-interrupt software on a separate processor
- 1 Software to non-interrupt software on the same processor
- Software to interrupt software on a separate processor
- 1 Hardware to interrupt software

An Example of Interface

Hardware to non-interrupt software

- Transform 1-clock pulse (event) into a value of a bit of an input port of a processor
- ★ Presence of the event must be saver until it is copied into the receiver's input buffer

Mixed hardware software implementation

- 1. The pulse from the hardware sender is stored by an interface sequential circuit that keeps it until the receiver's scheduler, after reading it, resets it
- 2. The scheduler sets the input buffers of the tasks which are sensitive to this event



1 System Specification

- **1** System Modeling
- 1 Target Architecture & Partitioning
- Software Implementation
 - 1 Scheduling
 - 1 Validation

Margarida Jacome - UT Austin - 1997

Software Implementation

- 1 Input
 - set of tasks (specified by CFSMs)
 - set of timing constraints
 - » e.g., input event rates and response constraints
- 1 Output
 - set of C procedures that implement the tasks
 - Scheduler that satisfies the timing constraints

Intermediate representation \Rightarrow S-Graphs(control/data flow graph)



An s-graph is DAG containing the following types of nodes:

- **1 BEGIN (source)**
- 1 END (sink)
- 1 TEST (disjoint paths -- expression might be detect event)
- 1 ASSIGN (includes emit event)



Software Time/Size Estimation

- Cost parameters evaluated via simple benchmarks
 - need timing and size measurements for each target system
 - implemented for several micro-controllers





- **1** System Specification
- **1** System Modeling
- 1 Target Architecture & Partitioning
- **1** Software Implementation

>1 Scheduling

1 Validation

Margarida Jacome - UT Austin - 1997

The Scheduling Problem

- 1 Given
 - estimates on the minimum and maximum execution times for each CFSM transition (from the S-graph)
 - a set of timing constraints
 - » e.g., input event rates and input-to-output deadlines
- 1 Find
 - an execution ordering for the CFSM transitions that satisfies the constraints
 - » static, pre-computed
 - » dynamic, decided at run-time

Supported Scheduling Algorithms

- **1** round-robin
- 1 static, I/O rate-based
- 1 static, pre-emptive, I/O rate based
- 1 dynamic, pre-emptive, earliest deadline first

Margarida Jacome - UT Austin - 1997



- Propagation of constraints from external I/O behavior to each CFSM
- 1 Satisfaction of constraints within a single transition



automatic choice of scheduling algorithm, based on performance estimates and constraints



- **1** System Specification
- **1** System Modeling
- 1 Target Architecture & Partitioning
- **1** Software Implementation
- 1 Scheduling





Ensuring correctness of an implementation:

- 1 with respect to specification
- 1 with respect to some user defined property



Margarida Jacome - UT Austin - 1997



- $\scriptstyle 1$ Model described as a network of CFSMs \Rightarrow mapped into FSMs
- 1 Time-independent and time-dependent properties

₿Ex.:

"alarm will not be on forever" "alarm will not be on for more than 6s"

Margarida Jacome - UT Austin - 1997



- Used in a closed loop with system partitioning trade-off analysis
- 1 Multiple simulations can be compared to evaluate
 - timing constraints
 - processor occupation
 - run time
 - etc.

Uses Ptolemy as cosimulation engine



Ptolemy Discrete Event (DE) Domain:

- 1 Each CFSM is mapped into a Star
- Each Star has input and output portholes -carrying events
- A scheduling policy was implemented on "top" of Ptolemy's DE scheduler -- decides what "software" stars are to be interrupted/executed

Margarida Jacome - UT Austin - 1997

Polis: Trade-off Analysis

- 1 Main emphasis: speed
 - during simulation
 - what-if analysis -- architectural changes
 - (\Rightarrow target processor and H/S partition)



- 1 embedded software executes on a host workstation
 - instructions that accumulate clock cycles (estimated) are appended to each statement in the C code generated from the S-graph.



- 1 Perform simulation and gather profiling data
 - event response times
 - analysis of bottlenecks
- 1 Use estimated clock cycles for fast H/S cosimulation
 - processor selection at early stages of design

log files used to record information that may be relevant for timing analysis (e.g., when an event is overwritten, missing deadlines)

Margarida Jacome - UT Austin - 1997



simulation NOT comparable with that provided by a cycle-accurate processor model (considering specific compilation options, etc.), and a hardware simulator...

(reported 20% accuracy for a characterized microcontroller...)

goal: support exploration of architectural trade-offs

Precise validation of final implementation must use a much more accurate model.

➡ POLIS does not provide support for detailed simulation