



H/S Codesign: A CAD Perspective


Margarida F. Jacome

The University of Texas at Austin



Margarida Jacome - UT Austin - Spring 97

The Co-Synthesis Approach



The hardware software co-design problem is posed as an “evolution” of *existing synthesis methods*



Margarida Jacome - UT Austin - Spring 97

The Cosynthesis Approach

- 1 **Working hypothesis: the overall system can be modeled consistently and be partitioned (either manually or automatically) into hardware and software components.**
 - ◆ **hardware components**
 - » performance
 - » implemented using existing hardware synthesis tools
 - ◆ **software components**
 - » low cost, flexibility
 - » generated automatically (software compilation)
 - ◆ **interfaces and synchronization**

Margarida Jacome - UT Austin - Spring 97

H/S Codesign: Research Issues

- 1 **Models and Specification Languages**
- 1 **Design Space Exploration, Estimation, Partitioning**
- 1 **Co-simulation/Verification**
- 1 **Software, Hardware, and Interface Synthesis**
- 1 **Scheduling, Real-time Operating Systems**

Margarida Jacome - UT Austin - Spring 97

Co-Synthesis

- ➔ 1 **Vulcan (Stanford - DeMicheli et al)**
- 1 **Polis (UC Berkeley - Vicentelli et al)**

Margarida Jacome - UT Austin - Spring 97

Vulcan

- 1 **Leverages research in behavioral synthesis**
 - ◆ **modeling: flow graphs (\Leftarrow sequencing graphs)**
 - ◆ **scheduling techniques (\Leftarrow relative scheduling)**
 - ◆ **automatic path to synthesis (Olympus)**
- 1 **Automatic partitioning**
- 1 **Deterministic constraint analysis**

Margarida Jacome - UT Austin - Spring 97

Vulcan

- ➔ 1 Modeling
- 1 Constraint Analysis
- 1 Software and Runtime Environment
- 1 Target Architecture - H/S Interface
- 1 Partitioning

Margarida Jacome - UT Austin - Spring 97

Example - Algorithmic Description

```
process example (a, b, c)
  in port a[8],
  in channel b[8];
  out port c[8];
{
  boolean x[8], y[8], z[8];
  x = read(a);
  y = receive(b);
  if (x > y)
    z = x - y;
  else
    z = x * y;
  while (z >= 0)
    { write c = y;
      z = z - 1; }
}
```


enables **blocking** of
the read operation
based on the availability
of data on the channel

Margarida Jacome - UT Austin - Spring 97

Flow Graph

- 1 Hierarchical control/data-flow graph:
 - ◆ control flow primitives (*iteration* and *model call*) modelled through hierarchy
- 1 Acyclic
 - ◆ models a partial order of tasks/operations
 - ◆ acyclic dependencies suffice \Rightarrow iteration is modeled outside the graph
- 1 Polar
 - ◆ source and sink vertices model *No-Operations*

Margarida Jacome - UT Austin - Spring 97



Margarida Jacome - UT Austin - Spring 97

Flow Graph

nodes \Rightarrow

- 1 *no-op*: no operation
- 1 *cond*: conditional fork
- 1 *join*: conditional join
- 1 *op-logic*: logical operations
- 1 *op-arithmetic*: arithmetic operations
- 1 *op-relational*: relational operations
- 1 *op-io*: I/O operations
- 1 *wait*: wait on a signal variable (synchronization)
- 1 *link*: hierarchical operations
 - ◆ *call*: procedure call (invocation times = 1)
 - ◆ *loop*: iteration (invocation times ≥ 1)

Margarida Jacome - UT Austin - Spring 97

System Model

\Rightarrow System Model: $\Phi = \{G_1^*, G_2^*, \dots, G_n^*\}$

where

G_i^* : process graph model G_i and all the flow graphs hierarchically linked to G_i .

★ Flow graph models can common to more than one hierarchy
 \Rightarrow *shared models*

Margarida Jacome - UT Austin - Spring 97

Implementation Attributes

- 1 Implementation, $I(G)$, of a graph model G :
 - ◆ assignment of *delays* and *size* properties to *operations* in G
 - ◆ choice of a *runtime scheduler*, γ , that enables the execution of *source* operations in G

- γ \Rightarrow enables source operation once:
- ★ “top-level” graphs: the sink operation completes
 - ★ conditionally invoked graphs: the graph enabling condition is TRUE


Margarida Jacome - UT Austin - Spring 97

Timing Properties

- 1 Operation delay
- 1 Graph Latency
- 1 Rate of Execution (operations)

Margarida Jacome - UT Austin - Spring 97


Operation Delay



Margarida Jacome - UT Austin - Spring 97

Latency

- 1 **Latency**, $\lambda(G)$: execution delay of $G \Rightarrow \lambda_k(G) = t_k(v_n) - t_k(v_0)$



Margarida Jacome - UT Austin - Spring 97


Execution Delay of Link Vertices

$$1 \quad \delta(v_i) = \lambda(G_1) \cdot x$$

◆ can be

→ variable

→ unbounded (loop vertices with unbounded indices)



Link vertices: call and/or loop (point to other flow graphs in the hierarchy)

Margarida Jacome - UT Austin - Spring 97


Rate of Execution (operations)

1 assuming a *synchronous* execution model with cycle time τ ,

→ the rate of execution at invocation k of operation v_i is given by the time interval between its current and previous execution

$$\rho_i(k) := \frac{1}{t_k(v_i) - t_{k-1}(v_i)} \quad (\text{sec}^{-1})$$


$$= \frac{\tau}{t_k(v_i) - t_{k-1}(v_i)} \quad (\text{cycle}^{-1})$$




Margarida Jacome - UT Austin - Spring 97

Timing Properties

- 1 Operation delay
- 1 Graph Latency
- 1 Rate of Execution (operations)



fixed, variable, bounded/unbounded




☀ Data dependent loop and synchronization operations are termed *non-deterministic delay* or *ND* operations

Margarida Jacome - UT Austin - Spring 97

Scheduling

- 1 For each invocation of a flow graph model, an operation is invoked zero, one, or many times depending upon its *position on the hierarchy* of the flow model



➔ The execution times $t_k(v)$ of an operation v are determined by two separate mechanisms

- ☀ The runtime scheduler, γ
 - ★ determines the invocation time of flow graphs
- ☀ The operation scheduler, Ω


Margarida Jacome - UT Austin - Spring 97

Scheduling of Operations

→ Given a graph model $G = (V, E)$, the selection of a *schedule* refers to the choice of a function Ω that determines the *start time of operations* such that


$$t_k(v_i) \geq \max_{j:(v_j, v_i) \in E} [t_k(v_j) + \delta(v_j)]$$

is satisfied for each invocation $k > 0$ of operations v_i and v_j



Margarida Jacome - UT Austin - Spring 97

Modified Relative Schedule




| Vertex | Relative Offset | | |
|-----------------|-----------------|----------------|----------------|
| | v ₁ | v ₃ | v ₈ |
| v ₁ | -- | -- | -- |
| v ₂ | 0 | -- | -- |
| v ₃ | 0 | -- | -- |
| v ₄ | 1 | 0 | -- |
| v ₅ | 1 | 0 | -- |
| v ₆ | 1 | 0 | -- |
| v ₇ | (2,4) | (1,3) | -- |
| v ₈ | (2,4) | (1,3) | -- |
| v ₉ | (2,4) | (1,3) | -- |
| v ₁₀ | -- | -- | -- |
| v ₁₁ | -- | -- | -- |
| v ₁₂ | -- | -- | -- |
| v ₁₃ | -- | -- | 0 |

| |
|----------------|
| v ₉ |
| 0 |
| 0 |
| 1 |
| -- |


Margarida Jacome - UT Austin - Spring 97

Vulcan

- 1 Modeling
-  1 Constraint Analysis
- 1 Software and Runtime Environment
- 1 Target Architecture - H/S Interface
- 1 Partitioning


Margarida Jacome - UT Austin - Spring 97

Timing Constraints

-  1 *Operation delay* constraints
 - ◆ *unary*: bounds on the delay of an operation
 - ◆ *binary*: bounds on the delay between the starting time of two operations
- 1 Execution rate constraints


Margarida Jacome - UT Austin - Spring 97

Binary Delay Constraints



1 **Minimum timing constraint**, $l_{ij} \geq 0$ from operation vertex v_i to v_j is defined as

$$t_k(v_j) \geq t_k(v_i) + l_{ij}$$





sequencing dependencies between operations induce default minimum timing constraints

Maximum timing constraint, $u_{ij} \geq 0$ from operation vertex v_i to v_j is defined as

$$t_k(v_j) \leq t_k(v_i) + u_{ij}$$


Constraint Graph

implementation \Rightarrow delay multiplication $\Rightarrow 2$
 delay addition $\Rightarrow 1$



Timing Constraints

- 1 Operation delay constraints
- 1 Execution rate constraints
 - ◆ constraints on the interval of time between successive executions of an operation



Margarida Jacome - UT Austin - Spring 97

Data Rate Constraints

- 1 **Minimum data rate constraint, r_i (cycles⁻¹)** on operation v_i :
lower bound on the execution rate of v_i

$$\rho_{v_i}(k) \geq r_i \quad \forall k > 0 \quad [\text{min rate}]$$

$$\Rightarrow t_k(v_i) - t_{k-1}(v_i) \leq \tau \cdot r_i^{-1} \quad \forall k > 0$$

- 1 **Maximum data rate constraint, R_i (cycles⁻¹)** on operation v_i :
upper bound on the execution rate of v_i

$$\rho_{v_i}(k) \leq R_i \quad \forall k > 0 \quad [\text{max rate}]$$

$$\Rightarrow t_k(v_i) - t_{k-1}(v_i) \geq \tau \cdot R_i^{-1} \quad \forall k > 0$$

Margarida Jacome - UT Austin - Spring 97


Relative Execution Rate Constraint

- relative rate of execution of v_i with respect to G :
 - ⇒ constraint on the rate of execution of v_i when G is continuously enabled and executing


$$r_i^G \leq \rho_{v_i}(k) \leq R_i^G \quad \forall k > 0$$

and, there exists an execution, j , of G such that

$$t_j(v_0(G)) \leq t_{k-1}(v_i) \leq t_k(v_i) \leq t_j(v_N(G))$$



v_0 and v_N : source and sink nodes of G




Margarida Jacome - UT Austin - Spring 97

Ex.: Specification of Rate Constraints

```

process example (a,b,c)
  in port a[8],b[8];
  out port c[8];
{
  boolean x[8],y[8],z[8],w[8];
  tag A;
  x = read(a);
  y = read(b);
  z = x * y;
  w = x + y;
  while(z >= 0) {
    while(w >= 0) {
      A: write c = y;
          w = w - 1; }
    z = z - w;
    write c = z; }
  attribute "constraint minrate of A = 100 cycles/sample"
  attribute "constraint minrate 0 of A = 1 cycles/sample"
  attribute "constraint minrate 1 of A = 10 cycles/sample"
}
    
```




relative min constraints -- indexed by the corresponding loops

$r = 0.01$ per cycle

Margarida Jacome - UT Austin - Spring 97

Timing Constraints and Scheduling

- Given a scheduling function, a timing constraint is considered *satisfied* if
 - the operation starting times determined by the scheduling function satisfy the inequalities



$$t_k(v_j) \geq t_k(v_i) + l_{ij} \quad [\text{min delay}]$$

$$t_k(v_j) \leq t_k(v_i) + u_{ij} \quad [\text{max delay}]$$

$$\rho_{vi}(k) \leq R_i \quad [\text{max rate}]$$

$$\rho_{vi}(k) \geq r_i \quad [\text{min rate}]$$

Margarida Jacome - UT Austin - Spring 97

Satisfiability - Delay Constraints


→ A minimum delay constraint is always satisfiable

$$\theta_{vj}(v_i) \geq \max(l(v_j, v_i), l_{ij})$$

→ A maximum delay constraint may not always be satisfiable

Margarida Jacome - UT Austin - Spring 97

Modified Relative Schedule



Margarida Jacome - UT Austin - Spring 97

Satisfiability - Delay Constraints

Feasibility:

→ A constraint graph is considered *feasible* if it contains *no positive cycle* when the delay of ND operations is assigned to zero.


Condition necessary and sufficient to determine the *satisfiability* of constraints in the presence of ND operations:

☀ Operation delay constraints are *satisfiable* if and only if

- the constraint graph is *feasible*
- there exists *no cycles with ND operations*


Margarida Jacome - UT Austin - Spring 97

Example



Margarida Jacome - UT Austin - Spring 97

Examples



Constraints are not satisfiable
(maybe feasible)



can be modified
such that...

Constraints are satisfiable

Margarida Jacome - UT Austin - Spring 97

////// Satisfiability - Rate Constraints



➡ Maximum rate constraints are always satisfiable




⚙ appropriate choice of *overhead delay* (γ) applicable to every execution of G

Margarida Jacome - UT Austin - Spring 97

////// Example - max rate



$I_m = 2$
 max-rate of write operation = $1/2 \text{ cycle}^{-1}$



Margarida Jacome - UT Austin - Spring 97


Min Rate Constraint

→ A minimum rate constraint r_i on an operation $v_i \in V(G)$, where G contains no ND operations is satisfiable if


$$\bar{\gamma}(G) + I_M(G) \leq (\tau/r_i)$$

↑
overhead delay

↑
bound on latency



1 A minimum rate constraint places an upper bound on the interval of successive executions of an operation



Margarida Jacome - UT Austin - Spring 97


Overhead Delay

1 $\gamma_k(G)$: reinvocation delay for G

- ◆ may be a fixed quantity: overhead due to a run time scheduler
- ◆ may be variable: in case of conditional invocation of G

Overhead Delay →

$$\gamma_k(G) = t_{k+1}(v_0(G)) - t_k(v_N(G))$$





← additional delay operation in series with the sink operation $v_N(G)$

Margarida Jacome - UT Austin - Spring 97

Min Rate Constraints


→ General case: involves two bounds

$$\bar{\gamma}(G) + \bar{\lambda}(G) \leq (\tau/r_i)$$



Margarida Jacome - UT Austin - Spring 97

Min Rate: satisfiability



Margarida Jacome - UT Austin - Spring 97


Min Rate : satisfiability

In the presence of ND operations in G:

$$\bar{\gamma}(G) + \bar{\lambda}(G) \leq (1/r_i)$$

→ The latency $\lambda(G)$ is not bounded

○ relative rate constraints -- represented as a backward edge (i.e., max delay constraint) from G's sink to source vertices => ND cycle in the constraint graph




min rate constraint \Rightarrow bound on loop index, \bar{x}

Vulcan


- 1 Specification
- 1 Modeling
- 1 Constraint Analysis
- 1 Software and Runtime Environment
- 1 Target Architecture - H/S Interface
- 1 Partitioning

Micro-controller Architecture




Margarida Jacome - UT Austin - Spring 97

Target Architecture



Margarida Jacome - UT Austin - Spring 97



Runtime System



Margarida Jacome - UT Austin - Spring 97

Software Model

- 1 Dependence between two threads T1 and T2
 - ◆ dependencies between operations in the bodies of T1 and T2



Margarida Jacome - UT Austin - Spring 97

Convex Graph

- 1 A (sub)graph is defined to be convex if it has only one single entry and exit operations.


The corresponding program thread, once invoked, can run to completion without need to detach in order to observe dependencies

“cost” Potential loss of concurrency
Constraint analysis must be performed on the modified graphs

“benefit” All routines can be implemented as independent programs with statically embedded control dependencies

Margarida Jacome - UT Austin - Spring 97

Example



Flow graph to be implemented in software

2 ND operations (b and c)
⇒ 2 threads


Operations with the same anchor set belong to the same thread

operations k, l, f, h: anchor set
⇒ b and c...

according with the choice of thread for these operations ≠ control dependencies will exist between the two resulting threads

Margarida Jacome - UT Austin - Spring 97


Alternative 1



dependency
created due to
convexity
serialization

Margarida Jacome - UT Austin - Spring 97

Alternative 2




Margarida Jacome - UT Austin - Spring 97

Control Flow in the Software

- 1 There may be dependencies between operations that belong to separate threads




known statically \Rightarrow programs threads are constructed to observe these dependencies



Margarida Jacome - UT Austin - Spring 97


Non-prioritized FIFO Scheduler

- 1 A thread is enabled when its "id" is in the control FIFO
- 1 Before detaching, a thread performs one or more enqueue operations to the FIFO, for its dependent threads



Margarida Jacome - UT Austin - Spring 97

Inter-thread Control Dependencies



```
Thread T1
<body>
enqueue(T2) on cFIFO
enqueue(T3) on cFIFO
detach
```

Control FIFO

Before T1:




After T1:



Margarida Jacome - UT Austin - Spring 97

Thread with Multiple Control Dependencies



Thread T1


```
while (count != 1)
{
    count = count + 1;
    detach
}
```

← synchronization preamble code

```
<body>
count = 0;
enqueue(successor threads) on cFIFO
detach
```

Margarida Jacome - UT Austin - Spring 97

Software Size/Delay Estimation



Margarida Jacome - UT Austin - Spring 97



Vulcan

- 1 Specification
- 1 Modeling
- 1 Constraint Analysis
- 1 Software and Runtime Environment
- 1 Target Architecture - H/S Interface
- ➡ 1 Partitioning
- 1 Co-simulation

Margarida Jacome - UT Austin - Spring 97


Problem Formulation

For a given set of flow graph models and timing constraints, create two sets of flow graph models such that one can be implemented in hardware and the other in software and the following is true:

- ⇒ Timing constraints are satisfied
 - ⇒ Processor utilization, $P \leq 1$
 - ⇒ Bus utilization, $B \leq \bar{B}$
 - ⇒ A cost function $f(S_H, S_{S^H}, B, P^{-1}, m)$ is minimized...
-  weights: represent a desired tradeoffs between size of the hardware, processor and bus utilization, and communication overhead
-  cumulative size of variables transferred across the partition


Margarida Jacome - UT Austin - Spring 97

Software Model




Margarida Jacome - UT Austin - Spring 97

Software Model



Margarida Jacome - UT Austin - Spring 97

Software Model




Margarida Jacome - UT Austin - Spring 97

////// Satisfiability to reaction rates of program threads

Bound on Processor Utilization

↓ *considering case where all threads are enabled simultaneously*

$$P := \sum_{i=1}^n \rho_i \cdot \lambda_i \leq 1 \quad \text{necessary but not sufficient!}$$



Margarida Jacome - UT Austin - Spring 97

////// Satisfiability to reaction rates of program threads

Sufficient condition for a program thread (for non-preemptive non-prioritized runtime scheduler)

$$\left(\frac{1}{\rho_{\max}}\right) \geq \sum_{\text{all threads } k} \lambda_k \quad \leftarrow \text{necessary and sufficient for independent threads (can be weakened for dependent threads)}$$

↑
maximum reaction rate over all program threads

Margarida Jacome - UT Austin - Spring 97

Partitioning Feasibility

- 1 Determined based on a worst case scenario
 - ◆ ensure that worst case scenario is handled

- ➔ Timing constraints: min/max delay and execution rate
- ➔ Performance constraints: processor and bus utilization, run-time scheduler (software)

Margarida Jacome - UT Austin - Spring 97

“Greedy” Partition Algorithm

```
graph_partition(G) {
  VH = V(G);
  VS = {};
  for v ∈ V(G) {
    if v is a ND link operation
      VS = VS + {v};
  }
  create software threads (VS);
  compute reaction rates for each thread;
  if not check_feasibility (VH, VS)
    exit;
  fmin = f (VH, VS) ;
  repeat {
    for v ∈ VH and v is not ND
      fmin = move(v);
    } until no further reduction in fmin
  return (VH, VS) ;
}
```

Margarida Jacome - UT Austin - Spring 97