## EE 445S Real-Time DSP Laboratory - Prof. Brian L. Evans

Discussion on YouTube at <a href="https://www.youtube.com/watch?v=usu5Yp6EQfQ">https://www.youtube.com/watch?v=usu5Yp6EQfQ</a> (32:30 to 47:39)

## Computational Complexity of Implementing a Tapped Delay Line on the C6700 DSP

To compute one output sample y[n] of a finite impulse response filter of N coefficients ( $h_0$ ,  $h_1$ , ...  $h_{N-1}$ ) given one input sample x[n] takes N multiplication and N-1 addition operations:

$$y[n] = h_0 x[n] + h_1 x[n-1] + \dots + h_{N-1} x[n-(N-1)]$$

Two bottlenecks arise when using single-precision floating-point (32-bit) coefficients and data on the C6700 DSP. First, only one data value and one coefficient can be read from internal memory by the CPU registers during the same instruction cycle, as there are only two 32-bit data busses. The load command has 4 cycles of delay and 1 cycle of throughput. Second, accumulation of multiplication results must be done by four different registers because the floating-point addition instruction has 3 cycles of delay and 1 cycle of throughput. Once all of the multiplications have been accumulated, the four accumulators would be added together to produce one result. The code below does not use looping, and does not contain some of the necessary setup code (e.g. to initiate modulo addressing for the circular buffer of past input data).

Cycle Instruction

$LDW x[n] \parallel LDW h_0$
LDW $x[n-1] \parallel$ LDW $h_1 \parallel$ ZERO accumulator0
LDW $x[n-2] \parallel$ LDW $h_2 \parallel$ ZERO accumulator1
LDW $x[n-3] \parallel$ LDW $h_3 \parallel$ ZERO accumulator2
LDW $x[n-4] \parallel$ LDW $h_4 \parallel$ ZERO accumulator3
LDW $x[n-5] \parallel LDW h_5 \parallel MPYSP x[n], h_0, product0$
LDW $x[n-6] \parallel$ LDW $h_6 \parallel$ MPYSP $x[n-1], h_1$ , product1
LDW $x[n-7] \parallel$ LDW $h_7 \parallel$ MPYSP $x[n-2], h_2$ , product2
LDW $x[n-8] \parallel$ LDW $h_8 \parallel$ MPYSP $x[n-3], h_3$ , product3
LDW $x[n-9] \parallel$ LDW $h_9 \parallel$ MPYSP $x[n-4], h_4$ , product4 $\parallel$
ADDSP product0, accumulator0, accumulator0
LDW $x[n-10] \parallel$ LDW $h_{10} \parallel$ MPYSP $x[n-5], h_5$ , product5 $\parallel$
ADDSP product1, accumulator1, accumulator1
LDW $x[n-11] \parallel$ LDW $h_{11} \parallel$ MPYSP $x[n-6], h_6,$ product6 $\parallel$
ADDSP product2, accumulator2, accumulator2
LDW $x[n-12] \parallel$ LDW $h_{12} \parallel$ MPYSP $x[n-7], h_7,$ product 7 $\parallel$
ADDSP product3, accumulator3, accumulator3
LDW $x[n-13] \parallel$ LDW $h_{13} \parallel$ MPYSP $x[n-8], h_8,$ product8 $\parallel$

- ADDSP product4, accumulator0, accumulator0
- 15 ...

The total number of execute cycles to compute a tapped delay line of *N* coefficients is the delay line length (*N*) + LDW throughput (1) + LDW delay (4) + MPYSP throughput (1) + MPYSP delay (3) + ADDSP throughput (1) + ADDSP delay (3) + adding four accumulators together (8) + STW throughput (1) + STW delay (4) = N + 26 cycles. If we were to include two instructions to set up the modulo addressing for the circular buffer, then the total number of execute cycles would be N + 28 cycles.