Fetch packet

MVK

LDH

LDH

MPY

ADD

SUB

B

STH

(F1-4)

F

DP

E1

DC

E2

E3

E4

E5

E6

Time (t) = 4 clock cycles

Previous slide

Next slide

Back to first slide

View graphic version