TMS320C6x Processor

• Architecture
  • 8-way VLIW DSP processor
  • RISC instruction set
  • 2 16-bit multiplier units
  • Byte addressing
  • Modulo addressing

• Applications
  • Wireless base stations
  • xDSL modems

• • Non-interlocked pipelines
  • Load-store architecture
  • 2 multiplications/cycle
  • 32-bit packed data type
  • No bit reversed addressing

• • Videoconferencing
  • Document processing

Previous slide

Next slide

Back to first slide

View graphic version