

# Vertical and Horizontal Beamforming Kernels with AltiVec Technology



**Young H. Cho\*, David Brunke\*, Greg E. Allen\*, and Brian L. Evans\*\***

The University of Texas at Austin

Austin, TX 78712-1084 U.S.A

*Thirty-Fourth Asilomar Conference on Signal, Systems, and Computers*

*November 1<sup>st</sup> 2000*

\* *Applied Research Laboratories: The University of Texas, Austin, TX. 78758 U.S.A.*

\*\* *Embedded Signal Processing Laboratory: The University of Texas at Austin, TX 78712 U.S.A.*

# Real-time 3-D

## Digital Sonar Beamformer

- Signal processing requirements match what is possible on a commodity workstation

<i>Computation</i>	<b>4-10 GFLOPS</b>
<i>Memory</i>	<b>1-2 GB</b>
<i>Input</i>	<b>100-200 MB/s</b>
<i>Output</i>	<b>50-100 MB/s</b>


- Data acquisition through custom network interface

# Beamformer Platforms

	<i>Custom Hardware</i>	<i>Embedded COTS (1990s)</i>	<i>Commodity Workstation (experimental)</i>
<i>Cost/unit</i>	<b>\$2,000K</b>	<b>\$500K</b>	<b>\$100K</b>
<i>Development Time</i>	<b>24 months</b>	<b>12 months</b>	<b>6 months</b>
<i>Size/unit (m<sup>3</sup>)</i>	<b>0.067</b>	<b>0.067</b>	<b>0.089</b>
<i>Reconfigurability</i>	<b>Low</b>	<b>Medium</b>	<b>High</b>
<i>Software Portability</i>	<b>Low</b>	<b>Medium</b>	<b>High</b>
<i>Hardware Upgrades</i>	<b>Low</b>	<b>Medium</b>	<b>High</b>

\* Table extracted from G.E. Allen and B. L. Evans, "Real-Time Sonar Beamforming on Workstations Using Process Networks and POSIX Threads." *IEEE Trans. On Signal Processing*, vol. 48, no. 3, pp. 921-926, March 2000.


# PowerPC G4 – AltiVec Unit



- 32 by 128-bit register file
- 400-550 MHz clock speed
- MAC ops/cyc
  - 4x32-bit FP
  - 8x16-bit INT
- Permutation Unit


# 3-D Sonar Beamforming

## 3 Horizontal Beamformers



# 3-D Sonar Beamforming

## Sensor Array Model




## ■ Vertical Beamformer

- Input from ten vertical transducers (staves)
- Computes three dot products

## ■ Horizontal Beamformer


- $$b[k] = \sum_{n=1}^{50} w_{n0} \mathbf{x}[k - \tau_n] + w_{n1} \mathbf{x}[k - \tau_n - 1]$$
- Weights  $w_{n0}$ ,  $w_{n1}$  and time delay,  $\tau_n$



# Vertical Beamformer


- Permute 16-bit data in a 2-D array
  - 16 byte alignment for SIMD
- Loop unrolled multiply and add
  - Eight 16-bit integer multiply and add
  - Four 32-bit integer results
  - Optimal iterations of loop unrolling
- Integer to floating-point casting
- Transpose resulting matrix
  - Corner turned for horizontal kernel

# Horizontal Beamfomer



Corner turned floating-point data block

# Horizontal Beamformer



## ■ Permutation of 32-bit floating-point

- 16 byte alignment for SIMD word


- Minimize permutation

## ■ Loop unrolled two-point interpolation


- Four 32-bit floating-point multiply and add
- Optimal iterations of loop unrolling

# Performance

## Vertical (IOPS/Cycle)




## Horizontal (FLOPS/Cycle)



**UltraSPARC II** (a) *NSP Enabled* (c) *64K Data Alignment*  

**PowerPC G4** (b) *Data Prefetch* (d) *GNU C* (e) *SunCC*



# Conclusion

- PowerPC AltiVec (Linux 2.1 & GCC) versus UltraSPARC VIS (Solaris 2.6 & SunCC)
  - SunCC optimization is more efficient than GCC
  - AltiVec out-performs VIS in both kernels
    - Vertical beamformer: 1.56 times faster in ops/cycle
    - Horizontal beamformer: 1.83 times faster in ops/cycle
- Current and future implementation
  - 4-GFLOP beamformer possible on five to six 450-MHz PowerPC G4 processors
  - Goal is to implement on Quad-PowerPC G4 SMP
  - Further optimization opportunities

# Conclusion

## ■ Software release plan

- Computational Process Networks 1.0 with UltraSPARC-II sonar beamforming kernels

<http://www.ece.utexas.edu/~allen/CPNSourceCode/>

- Next release to include PowerPC G4 sonar beamforming kernels is planned for December 2000