

10. Interconnects in CMOS Technology

- Last module:
 - Data path circuits
- This module
 - Wire resistance and capacitance
 - RC delay
 - Wire engineering

D. Z. Pan

10. Interconnects in CMOS Technology

Introduction


- Chips are mostly made of wires called *interconnect*
 - In stick diagram, wires set size
 - Transistors are little things under the wires
 - Many layers of wires
- Wires are as important as transistors
 - Speed
 - Power
 - Noise
- Alternating layers run orthogonally

D. Z. Pan

10. Interconnects in CMOS Technology

Wire Geometry

- Pitch = $w + s$
- Aspect ratio: $AR = t/w$
 - Old processes had $AR \ll 1$
 - Modern processes have $AR \approx 2$
 - Pack in many skinny wires



D. Z. Pan

10. Interconnects in CMOS Technology

Layer Stack

- AMI 0.6 μm process has 3 metal layers
- Modern processes use 6-10+ metal layers
- Example: Intel 180 nm process
 - High density cells
- M1: thin, narrow ($< 3\lambda$)
 - For longer wires
- M2-M4: thicker
 - For longer wires
- M5-M6: thickest
 - For V_{DD} , GND, clk

Layer	T (nm)	W (nm)	S (nm)	AR
6	1720	880	880	2.0
5	1000	1600	800	2.0
4	1000	1080	540	2.0
3	700	700	320	2.2
2	700	700	320	2.2
1	480	480	250	1.9

Substrate

D. Z. Pan


10. Interconnects in CMOS Technology

Wire Resistance

□ ρ = resistivity ($\Omega \cdot \text{m}$)

$$R = \frac{\rho l}{t w} = R_{\square} \frac{l}{w}$$

- R_{\square} = sheet resistance (Ω/\square)
 - \square is a dimensionless unit(!)
- Count number of squares
 - $R = R_{\square} \cdot (\# \text{ of squares})$



D. Z. Pan

10. Interconnects in CMOS Technology

Choice of Metals

- Until 180 nm generation, most wires were aluminum
- Modern processes often use copper
 - Cu atoms diffuse into silicon and damage FETs
 - Must be surrounded by a diffusion barrier

Metal	Bulk resistivity ($\mu\Omega \cdot \text{cm}$)
Silver (Ag)	1.6
Copper (Cu)	1.7
Gold (Au)	2.2
Aluminum (Al)	2.8
Tungsten (W)	5.3
Molybdenum (Mo)	5.3

D. Z. Pan

10. Interconnects in CMOS Technology

10. Interconnects in CMOS Technology

Sheet Resistance

- Typical sheet resistances in 180 nm process

Layer	Sheet Resistance (Ω/\square)
Diffusion (silicided)	3-10
Diffusion (no silicide)	50-200
Polysilicon (silicided)	3-10
Polysilicon (no silicide)	50-400
Metal1	0.08
Metal2	0.05
Metal3	0.05
Metal4	0.03
Metal5	0.02
Metal6	0.02

D. Z. Pan

10. Interconnects in CMOS Technology

7

Contact Resistance

- Contacts and vias also have 2-20 Ω resistance
- Use many contacts for lower R
 - Many small contacts for current crowding around periphery




D. Z. Pan

10. Interconnects in CMOS Technology

8

Wire Capacitance

- Wire has capacitance per unit length
 - To neighbors
 - To layers above and below
- $C_{\text{total}} = C_{\text{top}} + C_{\text{bot}} + 2C_{\text{adj}}$



D. Z. Pan

10. Interconnects in CMOS Technology

9

Capacitance Trends

- Parallel plate equation: $C = \epsilon A/d$
 - Wires are not parallel plates, but obey trends
 - Increasing area (W, t) increases capacitance
 - Increasing distance (s, h) decreases capacitance
- Dielectric constant
 - $\epsilon = k\epsilon_0$
- $\epsilon_0 = 8.85 \times 10^{-14}$ F/cm
- $k = 3.9$ for SiO_2
- Processes are starting to use low-k dielectrics
 - $k \approx 3$ (or less) as dielectrics use air pockets


D. Z. Pan

10. Interconnects in CMOS Technology

10

M2 Capacitance Data

- Typical wires have ~ 0.2 fF/ μm
 - Compare to 2 fF/ μm for gate capacitance



D. Z. Pan

10. Interconnects in CMOS Technology

11

Diffusion & Polysilicon

- Diffusion capacitance is very high (about 2 fF/ μm)
 - Comparable to gate capacitance
 - Diffusion also has high resistance
 - Avoid using diffusion *runners* for wires!
- Polysilicon has lower C but high R
 - Use for transistor gates
 - Occasionally for very short wires between gates

D. Z. Pan


10. Interconnects in CMOS Technology

12

10. Interconnects in CMOS Technology

Lumped Element Models

- Wires are a distributed system
 - Approximate with lumped element models




- 3-segment π -model is accurate to 3% in simulation
- L-model needs 100 segments for same accuracy!
- Use single segment π -model for Elmore delay

D. Z. Pan 10. Interconnects in CMOS Technology 13

Example


- Metal2 wire in 180 nm process
 - 5 mm long
 - 0.32 μm wide
- Construct a 3-segment π -model
 - $R_{\square} = 0.05 \Omega/\square \Rightarrow R = 781 \Omega$
 - $C_{\text{permicron}} = 0.2 \text{ fF}/\mu\text{m} \Rightarrow C = 1 \text{ pF}$



D. Z. Pan 10. Interconnects in CMOS Technology 14

Wire RC Delay

- Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 5mm wire from the previous example.
 - $R = 2.5 \text{ k}\Omega/\mu\text{m}$ for gates
 - Unit inverter: 0.36 μm nMOS, 0.72 μm pMOS

- $t_{pd} = 1.1 \text{ ns}$

D. Z. Pan 10. Interconnects in CMOS Technology 15


Crosstalk

- A capacitor does not like to change its voltage instantaneously.
- A wire has high capacitance to its neighbor.
 - When the neighbor switches from 1 \rightarrow 0 or 0 \rightarrow 1, the wire tends to switch too.
 - Called capacitive *coupling* or *crosstalk*.
- Crosstalk effects
 - Noise on non-switching wires
 - Increased delay on switching wires

D. Z. Pan 10. Interconnects in CMOS Technology 16

Crosstalk Delay

- Assume layers above and below on average are quiet
 - Second terminal of capacitor can be ignored
 - Model as $C_{\text{gnd}} = C_{\text{top}} + C_{\text{bot}}$
- Effective C_{adj} depends on behavior of neighbors
 - Miller effect




B	ΔV	$C_{\text{eff}}(A)$	MCF
Constant	V_{DD}	$C_{\text{gnd}} + C_{\text{adj}}$	1
Switching with A	0	C_{gnd}	0
Switching opposite A	$2V_{DD}$	$C_{\text{gnd}} + 2C_{\text{adj}}$	2

D. Z. Pan 10. Interconnects in CMOS Technology 17

Crosstalk Noise

- Crosstalk causes [functional/voltage] noise on nonswitching wires
- If victim is floating:
 - model as capacitive voltage divider

$$\Delta V_{\text{victim}} = \frac{C_{\text{adj}}}{C_{\text{gnd-v}} + C_{\text{adj}}} \Delta V_{\text{aggressor}}$$



D. Z. Pan 10. Interconnects in CMOS Technology 18


10. Interconnects in CMOS Technology

Driven Victims

- Usually victim is driven by a gate that fights noise
 - Noise depends on relative resistances
 - Victim driver is in linear region, aggressor in saturation
 - If sizes are same, $R_{\text{aggressor}} = 2 \times R_{\text{victim}}$

$$\Delta V_{\text{victim}} = \frac{C_{\text{adj}}}{C_{\text{gnd-v}} + C_{\text{adj}}} \frac{1}{1+k} \Delta V_{\text{aggressor}}$$

$$k = \frac{\tau_{\text{aggressor}}}{\tau_{\text{victim}}} = \frac{R_{\text{aggressor}}(C_{\text{gnd-a}} + C_{\text{adj}})}{R_{\text{victim}}(C_{\text{gnd-v}} + C_{\text{adj}})}$$




D. Z. Pan

10. Interconnects in CMOS Technology

19

Coupling Waveforms

- Simulated coupling for $C_{\text{adj}} = C_{\text{victim}}$



D. Z. Pan

10. Interconnects in CMOS Technology

20

Noise Implications

- So *what* if we have noise?
- If the noise is less than the noise margin, nothing happens
- Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
 - But glitches cause extra delay
 - Also cause extra power from false transitions
- Dynamic logic never recovers from glitches
- Memories and other sensitive circuits also can produce the wrong answer


D. Z. Pan

10. Interconnects in CMOS Technology

21

Wire Engineering

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:
 - Width
 - Spacing
 - Layer
 - Shielding





D. Z. Pan

10. Interconnects in CMOS Technology

22

Repeaters

- R and C are proportional to l
- RC delay is proportional to l^2
 - Unacceptably great for long wires
- Break long wires into N shorter segments
 - Drive each one with an inverter or buffer




D. Z. Pan

10. Interconnects in CMOS Technology

23

Repeater Design

- How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
 - Wire length l
 - Wire Capacitance $C_w \cdot l$, Resistance $R_w \cdot l$
 - Inverter width W (nMOS = W , pMOS = $2W$)
 - Gate Capacitance $C \cdot W$, Resistance R/W



D. Z. Pan

10. Interconnects in CMOS Technology

24

10. Interconnects in CMOS Technology

Repeater Results

- Write equation for Elmore Delay
 - Differentiate with respect to W and N
 - Set equal to 0, solve

$$\frac{l}{N} = \sqrt{\frac{2RC'}{R_w C_w}}$$

$$\frac{t_{pd}}{l} = (2 + \sqrt{2}) \sqrt{RC'R_w C_w} \quad \sim 60\text{-}80 \text{ ps/mm}$$


in 180 nm process

$$W = \sqrt{\frac{RC'}{R_w C_w}}$$

D. Z. Pan

10. Interconnects in CMOS Technology

Clock Distribution



High peak currents to drive typical clock loads ($\approx 1000 \text{ pF}$)


$$I_{peak} = C \frac{dV}{dt}$$

$$P_d = CV_D^2 f$$

D. Z. Pan

10. Interconnects in CMOS Technology

H-Trees



D. Z. Pan

10. Interconnects in CMOS Technology

Matching Delays in Clock Distribution


- Balance delays of paths
- Match buffer and wire delays to minimize skew
- Issues
 - Load of latch (driven by clock) is data-dependent (capacitance depends on source voltage)
 - Process variations
 - IR drops and temperature variations
- Need tools to support clock tree design

D. Z. Pan

10. Interconnects in CMOS Technology

Clocking in Intel Itanium Processor


0.18 μ technology
1GHz core clock
200 MHz system clk
Core clocking:
260mm²
1 primary driver
5 repeaters
157K clocked latches
Source for this and following slides dealing with Itanium: Intel/HP



D. Z. Pan

10. Interconnects in CMOS Technology

Clock Generation



D. Z. Pan

10. Interconnects in CMOS Technology

10. Interconnects in CMOS Technology

