

11. Sequential Elements

11. Sequential Elements

- Last module:
 - Wire resistance and capacitance
 - RC delay
 - Wire engineering
- This module
 - Floorplanning (basic physical design – determines wires)
 - Sequential circuit design
 - Clock skew

D. Z. Pan

11. Sequential Elements 1


Floorplan

- How do you estimate block areas?
 - Begin with block diagram
 - Each block has
 - Inputs
 - Outputs
 - Function (draw schematic)
 - Type: array, datapath, random logic
- Estimation depends on type of logic

D. Z. Pan

11. Sequential Elements 2

MIPS Floorplan



D. Z. Pan

11. Sequential Elements 3


Area Estimation

- Arrays:
 - Layout basic cell
 - Calculate core area from # of cells
 - Allow area for decoders, column circuitry
- Datapaths
 - Sketch slice plan
 - Count area of cells from cell library
 - Ensure wiring is possible
- Random logic
 - Compare complexity do a design you have done

D. Z. Pan

11. Sequential Elements 4

MIPS Slice Plan



D. Z. Pan

11. Sequential Elements 5

Typical Layout Densities

- Typical numbers of high-quality layout
- Derate by 2 for class projects to allow routing and some sloppy layout.
- Allocate space for big wiring channels

Element	Area
Random logic (2 metal layers)	1000-1500 λ^2 / transistor
Datapath	250 – 750 λ^2 / transistor Or 6 WL + 360 λ^2 / transistor
SRAM	1000 λ^2 / bit
DRAM	100 λ^2 / bit
ROM	100 λ^2 / bit


D. Z. Pan

11. Sequential Elements 6

11. Sequential Elements

Sequencing

- **Combinational logic**
 - output depends on current inputs
- **Sequential logic**
 - output depends on current and previous inputs
 - Requires separating previous, current, future
 - Called *state* or *tokens*
 - Ex: FSM, pipeline



Finite State Machine

D. Z. Pan

11. Sequential Elements 7

Pipeline



Sequencing Cont.

- If tokens moved through pipeline at constant speed, no sequencing elements would be necessary
- Ex: fiber-optic cable
 - Light pulses (tokens) are sent down cable
 - Next pulse sent before first reaches end of cable
 - No need for hardware to separate pulses
 - But *dispersion* sets min time between pulses
- This is called *wave pipelining* in circuits
- In most circuits, dispersion is high
 - Delay fast tokens so they don't catch slow ones.

D. Z. Pan

11. Sequential Elements 8

Sequencing Overhead


- Use flip-flops to delay fast tokens so they move through exactly one stage each cycle
- Inevitably adds some delay to the slow tokens
- Makes circuit slower than just the logic delay
 - Called sequencing overhead
- Some people call this clocking overhead
 - But it applies to asynchronous circuits too
 - Inevitable side effect of maintaining sequence

D. Z. Pan

11. Sequential Elements 9

Sequencing Elements

- **Latch:** Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop:** edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- **Timing Diagrams**
 - Transparent
 - Opaque
 - Edge-trigger




D. Z. Pan

11. Sequential Elements 10

Sequencing Elements

- **Latch:** Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop:** edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- **Timing Diagrams**
 - Transparent
 - Opaque
 - Edge-trigger




D. Z. Pan

11. Sequential Elements 11

Latch Design

- Pass Transistor Latch
- Pros
 - + Tiny
 - + Low clock load
- Cons
 - V_t drop
 - nonrestoring
 - backdriving
 - output noise sensitivity
 - dynamic
 - diffusion input



Used in 1970s


D. Z. Pan

11. Sequential Elements 12

11. Sequential Elements

Latch Design

- Transmission gate
 - + No V_t drop
 - Requires inverted clock
- Inverting buffer
 - + Restoring
 - + No backdriving
 - + Fixes either
 - Output noise sensitivity
 - Or diffusion input
 - Inverted output




D. Z. Pan

11. Sequential Elements 13

Latch Design

- Tristate feedback
 - + Static
 - Backdriving risk
- Static latches are now essential




D. Z. Pan

11. Sequential Elements 14

Latch Design

- Buffered output
 - + No backdriving
- Widely used in standard cells
 - + Very robust (most important)
 - Rather large
 - Rather slow (1.5 – 2 FO4 delays)
 - High clock loading




D. Z. Pan

11. Sequential Elements 15

Latch Design

- Datapath latch
 - + Smaller, faster
 - unbuffered input




D. Z. Pan

11. Sequential Elements 16

Flip-Flop Design

- Flip-flop is built as pair of back-to-back latches




D. Z. Pan

11. Sequential Elements 17

Enable

- Enable: ignore clock when en = 0
 - Mux: increase latch D-Q delay
 - Clock Gating: increase en setup time, skew




D. Z. Pan

11. Sequential Elements 18

11. Sequential Elements

Reset

- Force output low when reset asserted
- Synchronous vs. asynchronous




D. Z. Pan

11. Sequential Elements 19

Set / Reset

- Set forces output high when enabled
- Flip-flop with asynchronous set and reset




D. Z. Pan

11. Sequential Elements 20

Sequencing Methods

- Flip-flops
- 2-Phase Latches
- Pulsed Latches



D. Z. Pan

11. Sequential Elements 21

Timing Diagrams

Contamination and Propagation Delays


t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay
t_{pcq}	Latch/Flop Clk-Q Prop Delay
t_{ccq}	Latch/Flop Clk-Q Cont. Delay
t_{pdq}	Latch D-Q Prop Delay
t_{cdq}	Latch D-Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time

D. Z. Pan

11. Sequential Elements 22

Master-Slave Flip-Flop

Illustration of delays



$$t_{\text{setup}} =$$

$$t_{\text{pcq}} =$$

$$t_{\text{hold}} =$$

© Digital Integrated Circuits 2nd


D. Z. Pan

11. Sequential Elements 23

Max-Delay: Flip-Flops

$$t_{pd} \leq T_c - (t_{\text{setup}} + t_{\text{pcq}})$$







sequencing overhead









D. Z. Pan

11. Sequential Elements 24

11. Sequential Elements




11. Sequential Elements



11. Sequential Elements

Safe Flip-Flop

- In class, use flip-flop with nonoverlapping clocks
 - Very slow – nonoverlap adds to setup time
 - But no hold times
- In industry, use a better timing analyzer
 - Add buffers to slow signals if hold time is at risk



D. Z. Pan

11. Sequential Elements 37

Summary

- Flip-Flops:
 - Very easy to use, supported by all tools
- 2-Phase Transparent Latches:
 - Lots of skew tolerance and time borrowing
- Pulsed Latches:
 - Fast, some skew tol. & borrow, hold time risk

	Sequencing overhead ($T_c - t_{\text{hold}}$)	Minimum logic delay t_{ref}	Time borrowing time
Flip-Flops	$t_{\text{ppl}} + t_{\text{setup}} + t_{\text{skew}}$	$t_{\text{hold}} = t_{\text{ref}} + t_{\text{skew}}$	0
Two-Phase Transparent Latches	$2t_{\text{ppl}}$	$t_{\text{hold}} = t_{\text{ref}} - t_{\text{nonoverlap}} + t_{\text{skew}}$ in each half-cycle	$\frac{T_c}{2} - (t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}})$
Pulsed Latches	$\max(t_{\text{ppl}}, t_{\text{ppl}} + t_{\text{setup}} - t_{\text{pul}} + t_{\text{skew}})$	$t_{\text{hold}} = t_{\text{ref}} + t_{\text{pul}} + t_{\text{skew}}$	$t_{\text{pul}} - (t_{\text{setup}} + t_{\text{skew}})$

D. Z. Pan

11. Sequential Elements 38