


12. Design Styles

- Last module:
 - Floorplanning
 - Sequential circuit design
 - Clock skew
- This module
 - Custom and semi-custom design
 - Array-based implementations

D. Z. Pan

12. Design Styles 1

The Design Productivity Challenge



A growing gap between design complexity and design productivity


Source: sematech97

© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 2

A System-on-a-Chip: Example




Courtesy: Philips

© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 3

Impact of Implementation Choices




© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 4

Design Methodology



Source: Gajski


- Design process traverses iteratively between three abstractions: behavior, structure, and geometry
- More and more automation for each of these steps

© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 5

Implementation Choices




© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 6

12. Design Styles

The Custom Approach



Intel 4004

© Digital Integrated Circuits^{2nd}

Courtesy Intel


D. Z. Pan

12. Design Styles 7

Transition to Automation and Regular Structures




Intel 4004 ('71)



Intel 8080



Intel 8085



Intel 8286

© Digital Integrated Circuits^{2nd}


Courtesy Intel

D. Z. Pan

Intel 8486

12. Design Styles 8

Cell-based Design (or standard cells)




© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 9

Standard Cell — Example




[Brodersen92]

© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 10

Standard Cell – The New Generation




Cell-structure
hidden under
interconnect layers

© Digital Integrated Circuits^{2nd}

D. Z. Pan

12. Design Styles 11

Standard Cell - Example



Path	1.2V - 125°C	1.6V - 40°C
$In1-t_{PLH}$	$0.073+7.98C+0.317T$	$0.020+2.73C+0.253T$
$In1-t_{PHL}$	$0.069+8.43C+0.364T$	$0.018+2.14C+0.292T$
$In2-t_{PLH}$	$0.101+7.97C+0.318T$	$0.026+2.38C+0.255T$
$In2-t_{PHL}$	$0.097+8.42C+0.325T$	$0.023+2.14C+0.269T$
$In3-t_{PLH}$	$0.120+8.90C+0.318T$	$0.031+2.37C+0.258T$
$In3-t_{PHL}$	$0.110+8.41C+0.280T$	$0.027+2.15C+0.223T$







3-input NAND cell
(from ST Microelectronics):
C = Load capacitance
T = input rise/fall time







© Digital Integrated Circuits^{2nd}


D. Z. Pan

12. Design Styles 12

12. Design Styles







Prewired Arrays

Classification of prewired arrays (or field-programmable devices):

- Based on Programming Technique
 - Fuse-based (program-once)
 - Non-volatile EPROM based
 - RAM based
- Programmable Logic Style
 - Array-Based
 - Look-up Table
- Programmable Interconnect Style
 - Channel-routing
 - Mesh networks

© Digital Integrated Circuits^{2nd} D. Z. Pan 12. Design Styles 26