

17. CAMs, ROMs, PLAs


- Last module:
 - Transistor IV review
 - Non-ideal transistor behavior
 - Process and environmental variations
- This module
 - Content-Addressable Memories
 - Read-Only Memories
 - Programmable Logic Arrays

D. Z. Pan

17. CAMs, ROMs, PLAs 1

CAMs

- Extension of ordinary memory (e.g. SRAM)
 - Read and write memory as usual
 - Also *match* to see which words contain a *key*




D. Z. Pan

17. CAMs, ROMs, PLAs 2

10T CAM Cell

- Add four match transistors to 6T SRAM
 - 56 x 43 λ unit cell




D. Z. Pan

17. CAMs, ROMs, PLAs 3

CAM Cell Operation

- Read and write like ordinary SRAM
- For matching:
 - Leave wordline low
 - Precharge matchlines
 - Place key on bitlines
 - Matchlines evaluate
- Miss line
 - Pseudo-nMOS NOR of match lines
 - Goes high if no words match



D. Z. Pan

17. CAMs, ROMs, PLAs 4

Read-Only Memories


- Read-Only Memories are nonvolatile
 - Retain their contents when power is removed
- Mask-programmed ROMs use one transistor per bit
 - Presence or absence determines 1 or 0

D. Z. Pan

17. CAMs, ROMs, PLAs 5

ROM Example

- 4-word x 6-bit ROM
 - Represented with dot diagram
 - Dots indicate 1's in ROM




D. Z. Pan

17. CAMs, ROMs, PLAs 6

ROM Array Layout


- Unit cell is $12 \times 8 \lambda$ (about 1/10 size of SRAM)



D. Z. Pan 17. CAMs, ROMs, PLAs 7


Row Decoders

- ROM row decoders must pitch-match with ROM
 - Only a single track per word!



D. Z. Pan 17. CAMs, ROMs, PLAs 8


Complete ROM Layout



D. Z. Pan 17. CAMs, ROMs, PLAs 9

PROMs and EPROMs


- Programmable ROMs
 - Build array with transistors at every site
 - Burn out fuses to disable unwanted transistors
- Electrically Programmable ROMs
 - Use floating gate to turn off unwanted transistors
 - EPROM, EEPROM, Flash



D. Z. Pan 17. CAMs, ROMs, PLAs 10

Building Logic with ROMs

- ROM as lookup table containing truth table
 - n inputs, k outputs requires 2^n words $\times k$ bits
 - Changing function is easy – reprogram ROM
- Finite State Machine
 - n inputs, k outputs, s bits of state
 - Build with $2^{n+s} \times (k+s)$ bit ROM and $(k+s)$ bit reg



D. Z. Pan 17. CAMs, ROMs, PLAs 11

Example: RoboAnt

Let's build an Ant

Sensors: Antennae (L,R) – 1 when in contact

Actuators: Legs


Forward step F

Ten degree turns TL, TR

Goal: make our ant smart enough to get out of a maze

Strategy: keep right antenna on wall

(RoboAnt adapted from MIT 6.004 2002 OpenCourseWare by Ward and Terman)




D. Z. Pan 17. CAMs, ROMs, PLAs 12

Lost in space



- Action: go forward until we hit something
 - Initial state




D. Z. Pan

17. CAMs, ROMs, PLAs 13

Bonk!!!



- Action: turn left (rotate counterclockwise)
 - Until we don't touch anymore




D. Z. Pan

17. CAMs, ROMs, PLAs 14

A little to the right



- Action: step forward and turn right a little
 - Looking for wall




D. Z. Pan

17. CAMs, ROMs, PLAs 15

Then a little to the right




- Action: step and turn left a little, until not touching




D. Z. Pan

17. CAMs, ROMs, PLAs 16

Whoops – a corner!



- Action: step and turn right until hitting next wall




D. Z. Pan

17. CAMs, ROMs, PLAs 17

Simplification

- Merge equivalent states where possible



D. Z. Pan

17. CAMs, ROMs, PLAs 18

State Transition Table


		Current state		Inputs		Next state		Output values		
		$S_{1,0}$		L	R	$S_{1,0}'$		TR	TL	F
Lost		00		0	0	00		0	0	1
		00		1	X	01		0	0	1
		00		0	1	01		0	0	1
RCCW		01		1	X	01		0	1	0
		01		0	1	01		0	1	0
		01		0	0	10		0	1	0
Wall1		10		X	0	10		1	0	1
		10		X	1	11		1	0	1
Wall2		11		1	X	01		0	1	1
		11		0	0	10		0	1	1
		11		0	1	11		0	1	1

D. Z. Pan

17. CAMs, ROMs, PLAs 19

ROM Implementation

- 16-word x 5 bit ROM



D. Z. Pan

17. CAMs, ROMs, PLAs 20


PLAs

- A *Programmable Logic Array* performs any function in sum-of-products form.
- Literals*: inputs & complements
- Products / Minterms*: AND of literals
- Outputs*: OR of Minterms

- Example: Full Adder

$$s = abc + \bar{a}bc + a\bar{b}c + ab\bar{c}$$

$$c_{out} = ab + bc + ac$$




D. Z. Pan

17. CAMs, ROMs, PLAs 21

NOR-NOR PLAs


- ANDs and ORs not very efficient in CMOS
- Dynamic or Pseudo-nMOS NORs very efficient
- Use DeMorgan's Law to convert to all NORs



D. Z. Pan

17. CAMs, ROMs, PLAs 22

PLA Schematic & Layout



D. Z. Pan

17. CAMs, ROMs, PLAs 23

PLAs vs. ROMs

- The OR plane of the PLA is like the ROM array
- The AND plane of the PLA is like the ROM decoder
- PLAs are more flexible than ROMs
 - No need to have 2^n rows for n inputs
 - Only generate the minterms that are needed
 - Take advantage of logic simplification

D. Z. Pan

17. CAMs, ROMs, PLAs 24

Example: RoboAnt PLA

- Convert state transition table to logic

$S_{1:0}$	L	R	$S_{1:0}'$	TR	TL	F
00	0	0	00	0	0	1
00	1	X	01	0	0	1
00	0	1	01	0	0	1
01	1	X	01	0	1	0
01	0	1	01	0	1	0
01	0	0	10	0	1	0
10	X	0	10	1	0	1
10	X	1	11	1	0	1
11	1	X	01	0	1	1
11	0	0	10	0	1	1
11	0	1	11	0	1	1

$$S_1' = S_1 \overline{S_0} + \overline{L} S_1 + \overline{L} R S_0$$

$$S_0' = R + \overline{L} \overline{S_1} + L S_0$$

$$TR = S_1 \overline{S_0}$$

$$TL = S_0$$

$$F = S_1 + \overline{S_0}$$

D. Z. Pan

17. CAMs, ROMs, PLAs 25

RoboAnt Dot Diagram


$$S_1' = S_1 \overline{S_0} + \overline{L} S_1 + \overline{L} R S_0$$

$$S_0' = R + \overline{L} \overline{S_1} + L S_0$$

$$TR = S_1 \overline{S_0}$$

$$TL = S_0$$

$$F = S_1 + \overline{S_0}$$



D. Z. Pan

17. CAMs, ROMs, PLAs 26