

19. Introduction to Test

- Previous Unit:
 - Circuit pitfalls
 - Noise
 - Reliability
- This Unit:
 - Introduction to testing
 - Logical faults corresponding to defects
 - DFT

D. Z. Pan

19. Introduction to Test 1

Outline

- Testing
 - Logic Verification
 - Silicon Debug
 - Manufacturing Test
- Fault Models
- Observability and Controllability
- Design for Test
 - Scan
 - BIST
- Boundary Scan

D. Z. Pan

19. Introduction to Test 2

Testing

- Testing, testing, testing!
- Three main categories
 - Functionality test or logic verification (before tapeout)
 - Make sure functionality is correct
 - Silicon debug (on first batch of chips from fab)
 - “detective” work
 - You don't want to mass-produce “bad” chips
 - Manufacturing test (on each mfg'd chip before shipping)
 - You don't want to ship “bad” chips

D. Z. Pan

19. Introduction to Test 3

Testing

- Testing a chip can occur at various levels
 - Wafer level \$0.01-\$0.10
 - Packaged chip level \$0.10-\$1
 - Board level \$1-\$10
 - System level \$10-\$100
 - Field level \$100-\$1000
- Cost goes up exponentially if fault detected at later stages

D. Z. Pan

19. Introduction to Test 4

Testing

- Testing is one of the most expensive parts of chips
 - Logic verification accounts for > 50% of design effort for many chips
 - Debug time after fabrication has enormous opportunity cost
 - Shipping defective parts can sink a company
- Example: Intel FDIV bug
 - Logic error not caught until > 1M units shipped
 - Recall cost \$450M (!!!)

D. Z. Pan

19. Introduction to Test 5

Logic Verification

- Does the chip simulate correctly?
 - Usually done at HDL level
 - Verification engineers write test bench for HDL
 - Can't test all cases
 - Look for corner cases
 - Try to break logic design
- Ex: 32-bit adder
 - Test all combinations of corner cases as inputs:
 - 0, 1, 2, $2^{31}-1$, -1, -2^{31} , a few random numbers
- Good tests require ingenuity

D. Z. Pan

19. Introduction to Test 6

Silicon Debug

- Test the first chips back from fabrication
 - If you are lucky, they work the first time
 - If not...
- Logic bugs vs. electrical failures
 - Most chip failures are logic bugs from inadequate simulation
 - But some are electrical failures
 - Crosstalk
 - Dynamic nodes: leakage, charge sharing
 - Ratio failures
 - A few are tool or methodology failures (e.g. DRC)
- Fix the bugs and fabricate a corrected chip

D. Z. Pan

19. Introduction to Test 7

Shmoo Plots

- How to diagnose failures?
 - Hard to access chips
 - Picoprobe
 - Electron beam
 - Laser voltage probing
 - Built-in self-test
- Shmoo plots
 - Vary voltage, frequency
 - Look for cause of electrical failures



D. Z. Pan

19. Introduction to Test 8

Shmoo Plots

- How to diagnose failures?
 - Hard to access chips
 - Picoprobe
 - Electron beam
 - Laser voltage probing
 - Built-in self-test
- Shmoo plots
 - Vary voltage, frequency
 - Look for cause of electrical failures



D. Z. Pan

19. Introduction to Test 9

Manufacturing Test

- A speck of dust on a wafer is sufficient to kill chip
- Yield of any chip is < 100%
 - Must test chips after manufacturing before delivery to customers to only ship good parts
- Manufacturing testers are very expensive
 - Minimize time on tester
 - Careful selection of test vectors



D. Z. Pan

19. Introduction to Test 10

Cheap Testers

- Tester and test fixtures
 - Can be very expensive (e.g., \$1-2M)
- If you don't have a multimillion dollar tester:
 - Build a breadboard with LED's and switches
 - Hook up a logic analyzer and pattern generator
 - Or use a low-cost functional chip tester

D. Z. Pan

19. Introduction to Test 11

TeststerICs

- Ex: TeststerICs functional chip tester
 - Reads test vectors, applies them to your chip, and reports assertion failures
 - A low cost digital VLSI tester



D. Z. Pan

19. Introduction to Test 12


Stuck-At Faults

- How does a chip fail?
 - Need “fault model”
 - Usually failures are shorts between two conductors or opens in a conductor
 - This can cause very complicated behavior
- A simpler model: *Stuck-At*
 - Assume all failures cause nodes to be “stuck-at” 0 or 1, i.e. shorted to GND or V_{DD}
 - Not quite true, but works well in practice

D. Z. Pan

19. Introduction to Test 13

Examples



D. Z. Pan

19. Introduction to Test 14

Observability & Controllability

- Observability:** ease of observing a node by watching external output pins of the chip
- Controllability:** ease of forcing a node to 0 or 1 by driving input pins of the chip
- Combinational logic is usually easy to observe and control
- Finite state machines can be very difficult, requiring many cycles to enter desired state
 - Especially if state transition diagram is not known to the test engineer

D. Z. Pan

19. Introduction to Test 15

Test Pattern Generation

- Manufacturing test ideally would check every node in the circuit to prove it is not stuck.
- Apply the smallest sequence of test vectors necessary to prove each node is not stuck.
- Good observability and controllability reduces number of test vectors required for manufacturing test.
 - Reduces the cost of testing
 - Motivates design-for-test


D. Z. Pan

19. Introduction to Test 16

Test Example

SA1 SA0

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y



- Minimum set:


D. Z. Pan

19. Introduction to Test 17

Test Example

SA1 {0110} SA0 {1110}

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y



- Minimum set:

D. Z. Pan

19. Introduction to Test 18

19. Introduction to Test

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:

D. Z. Pan

19. Introduction to Test 19

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:

D. Z. Pan

19. Introduction to Test 20

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:

D. Z. Pan

19. Introduction to Test 21

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:

D. Z. Pan

19. Introduction to Test 22

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:

D. Z. Pan

19. Introduction to Test 23

Test Example

- A_3
- A_2
- A_1
- A_0
- $n1$
- $n2$
- $n3$
- Y

- Minimum set:


D. Z. Pan

19. Introduction to Test 24

Test Example

	SA1	SA0
• A_3	{0110}	{1110}
• A_2	{1010}	{1110}
• A_1	{0100}	{0110}
• A_0	{0110}	{0111}
• $n1$	{1110}	{0110}
• $n2$	{0110}	{0100}
• $n3$	{0101}	{0110}
• Y	{0110}	{1110}

- Minimum set: {0100, 0101, 0110, 0111, 1010, 1110}



D. Z. Pan

19. Introduction to Test 25

Design for Test

- Design the chip to increase observability and controllability
- If each register could be observed and controlled, test problem reduces to testing combinational logic between registers.
- Better yet, logic blocks could enter test mode where they generate test patterns and report the results automatically.


D. Z. Pan

19. Introduction to Test 26

Scan

- Convert each flip-flop to a scan register
 - Only costs one extra multiplexer
- Normal mode: flip-flops behave as usual
- Scan mode: flip-flops behave as shift register


- Contents of flops can be scanned out and new values scanned in



D. Z. Pan

19. Introduction to Test 27

Scannable Flip-flops



D. Z. Pan

19. Introduction to Test 28

Built-in Self-test


- Built-in self-test lets blocks test themselves
 - Generate pseudo-random inputs to combinational logic
 - Combine outputs into a *syndrome*
 - With high probability, block is fault-free if it produces the expected syndrome

D. Z. Pan

19. Introduction to Test 29

PRSG

- Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - Pseudo-Random Sequence Generator*



Step	Q
0	111
1	
2	
3	
4	
5	
6	
7	


D. Z. Pan

19. Introduction to Test 30

19. Introduction to Test

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	
3	
4	
5	
6	
7	

D. Z. Pan

19. Introduction to Test 31

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	101
3	
4	
5	
6	
7	

D. Z. Pan

19. Introduction to Test 32

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	101
3	010
4	
5	
6	
7	

D. Z. Pan

19. Introduction to Test 33

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	101
3	010
4	100
5	
6	
7	

D. Z. Pan

19. Introduction to Test 34

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	101
3	010
4	100
5	001
6	
7	

D. Z. Pan

19. Introduction to Test 35

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*



Step	Q
0	111
1	110
2	101
3	010
4	100
5	001
6	011
7	


D. Z. Pan

19. Introduction to Test 36

19. Introduction to Test

PRSG

- *Linear Feedback Shift Register*
 - Shift register with input taken from XOR of state
 - *Pseudo-Random Sequence Generator*




Step	Q
0	111
1	110
2	101
3	010
4	100
5	001
6	011
7	111
(repeats)	

D. Z. Pan

19. Introduction to Test 37

BILBO

- Built-in Logic Block Observer
 - Combine scan with PRSG & signature analysis



D. Z. Pan

19. Introduction to Test 38


Boundary Scan

- Testing boards is also difficult
 - Need to verify solder joints are good
 - Drive a pin to 0, then to 1
 - Check that all connected pins get the values
- Through-hole boards used “bed of nails”
- SMT and BGA boards cannot easily contact pins
- Build capability of observing and controlling pins into each chip to make board test easier

D. Z. Pan

19. Introduction to Test 39

Boundary Scan Example



D. Z. Pan

19. Introduction to Test 40

Boundary Scan Interface

- Boundary scan is accessed through five pins
 - TCK: test clock
 - TMS: test mode select
 - TDI: test data in
 - TDO: test data out
 - TRST*: test reset (optional)
- Chips with internal scan chains can access the chains through boundary scan for unified test strategy.

D. Z. Pan

19. Introduction to Test 41

Summary

- Think about testing from the beginning
 - Simulate as you go
 - Plan for test after fabrication
- “If you don’t test it, it won’t work! (Guaranteed)”

D. Z. Pan

19. Introduction to Test 42