

2. CMOS Fabrication, Layout, Design Rules

- Last module:
 - Introduction to the course
 - How a transistor works
 - CMOS transistors
- This module:
 - CMOS Fabrication
 - Design Rules

1

CMOS Fabrication

- CMOS transistors are fabricated on silicon wafers
- Lithography process has been the mainstream chip manufacturing process
 - Similar to printing press
 - See [Chris Mack's](#) page for a nice [litho tutorial](#)
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process

2

Inverter Cross-section

- Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors

3

Well and Substrate Taps

- Substrate must be tied to GND, n-well to V_{DD}
- Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- Use heavily doped well and substrate contacts / taps

4

Inverter Mask Set

- Transistors and wires are defined by *masks*
- Cross-section taken along dashed line

5

Detailed Mask Views

- Six masks
 - n-well
 - Polysilicon
 - n+ diffusion
 - p+ diffusion
 - Contact
 - Metal

6

UT Austin, ECE Department
VLSI Design
2. CMOS Fabrication, Layout Rules

Fabrication Steps


- Start with blank wafer
- Build inverter from the bottom up
- First step will be to form the n-well
 - Cover wafer with protective layer of SiO_2 (oxide)
 - Remove layer where n-well should be built
 - Implant or diffuse n dopants into exposed wafer
 - Strip off SiO_2



7

Oxidation

- Grow SiO_2 on top of Si wafer
 - 900 – 1200 C with H_2O or O_2 in oxidation furnace



8

Photoresist


- Spin on photoresist
 - Photoresist is a light-sensitive organic polymer
 - Softens where exposed to light



9

Lithography


- Expose photoresist through n-well mask
- Strip off exposed photoresist



10

Etch


- Etch oxide with hydrofluoric acid (HF)
 - Seeps through skin and eats bone; nasty stuff!!!
- Only attacks oxide where resist has been exposed



11

Strip Photoresist


- Strip off remaining photoresist
 - Use mixture of acids called piranha etch
- Necessary so resist doesn't melt in next step



12

n-Well


- n-well formed with diffusion or ion implant
- Diffusion
 - Place wafer in furnace with arsenic gas
 - Heat until As atoms diffuse into exposed Si
- Ion Implantation
 - Blast wafer with beam of As ions
 - Ions blocked by SiO₂, only enter exposed Si



13

Strip Oxide


- Strip off the remaining oxide using HF
- Back to bare wafer with n-well
- Subsequent steps involve similar series of steps



14

Polysilicon

- Deposit very thin layer of gate oxide
 - < 20 Å (6-7 atomic layers)
- Chemical Vapor Deposition (CVD) of Si layer
 - Place wafer in furnace with Silane gas (SiH₄)
 - Forms many small crystals called polysilicon
 - Heavily doped to be good conductor




15

Trend towards metal gates and rare earth (Hf, etc.) oxides in nanometer-scale processes

Polysilicon Patterning


- Use same lithography process to pattern polysilicon



16

Self-Aligned Process


- Use oxide and masking to expose where n+ dopants should be diffused or implanted
- N-diffusion forms nMOS source, drain, and n-well contact



17

N-diffusion

- Pattern oxide and form n+ regions
- *Self-aligned process* - gate blocks diffusion
- Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing



18

N-diffusion, Cont'd

- Historically dopants were diffused
- Usually ion implantation today
- But regions are still called diffusion

19

N-diffusion, Cont'd

- Strip off oxide to complete patterning step

20

P-Diffusion

- Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact

21

Contacts

- Now we need to wire together the devices
- Cover chip with thick field oxide
- Etch oxide where contact cuts are needed

22

Metallization

- Sputter on aluminum over whole wafer
- Pattern to remove excess metal, leaving wires

23

Layout

- Describes actual layers and geometry on the silicon substrate to implement a function
- Need to define transistors, interconnection
 - Transistor widths (for performance)
 - Spacing, interconnect widths, to reduce defects, satisfy power requirements
 - Contacts (between poly or active and metal), and vias (between metal layers)
 - Wells and their contacts (to power or ground)
- Layout of lower-level cells constrained by higher-level requirements: **“floorplanning”**
 - “design iteration”**


24

Layout, Cont'd

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size f = distance between source and drain
 - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- Express rules in terms of $\lambda = f/2$
 - E.g. $\lambda = 0.3 \mu\text{m}$ in $0.6 \mu\text{m}$ process


25

CMOS Inverter Layout




26

Another CMOS Inverter Layout




27

CMOS Inverter with Wider Transistors




28

Buffer with Two Inverters









29


Buffer with Stacked Inverters



30



Advanced Metallization




© Digital Integrated Circuits^{2nd}


37

Cu and the Damascene Process


Single Damascene
MFC DEP




Dual Damascene
Oxide Trench/Via Etch



Source: UMC





Layers of Damascene Copper (Intel)

Copper Damascene Interconnects (Intel)


38

Advanced Metallization

Dual damascene IC process

- Oxide deposition
- Scud lithography and reactive ion etch
- Wire lithography and reactive ion etch
- Scud and wire metal deposition
- Metal chemical mechanical polish


Source: IBM Corp



© Digital Integrated Circuits^{2nd}

39

Silicon on Insulator (SOI)



Thin layer of Si (a few microns) deposited on an insulator

Devices separated from one another by anisotropic etching

← n-Device → ← p-Device →

40