## **VLSI** Design

2. CMOS Fabrication, Layout Rules

#### 2. CMOS Fabrication, Layout, Design Rules

- Last module:
  - Introduction to the course
  - How a transistor works
  - CMOS transistors

#### This module:

- CMOS Fabrication
- Design Rules

#### **CMOS** Fabrication

- CMOS transistors are fabricated on silicon wafers
- Lithography process has been the mainstream chip manufacturing process

   Similar to printing press
  - See Chris Mack's page for a nice litho tutorial
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process









## **VLSI** Design

2. CMOS Fabrication, Layout Rules

#### **Fabrication Steps**

- · Start with blank wafer
- Build inverter from the bottom up
- First step will be to form the n-well

p substrate

- Cover wafer with protective layer of SiO<sub>2</sub> (oxide)
- Remove layer where n-well should be built
- Implant or diffuse n dopants into exposed wafer
- Strip off SiO<sub>2</sub>











## **VLSI** Design

# 2. CMOS Fabrication, Layout Rules













## **VLSI** Design

2. CMOS Fabrication, Layout Rules













# UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

#### Layout, Cont'd

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size *f* = distance between source and drain
  - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
  Normalize for feature size when describing design rules
- Express rules in terms of  $\lambda = f/2$ - E.g.  $\lambda = 0.3 \ \mu m$  in 0.6  $\mu m$  process











## **VLSI** Design

2. CMOS Fabrication, Layout Rules









#### Inverter Layout

- Transistor dimensions specified as Width / Length
  - Minimum size 4 $\lambda$  / 2 $\lambda$  , sometimes called 1 unit
  - In f = 0.6 µm process, this is 1.2 µm wide, 0.6 µm long



#### The MOSIS Scalable CMOS Rules

- $\lambda$ -based rules
- Designs using these rules are fabricated by a variety of companies
- Multiple designs are put on a single die – Each chip wired to a particular design
- Support for submicron digital CMOS, analog (buried poly layer for capacitor), micromachines, etc.
- www.mosis.org/Technical/Designrules/scmos/

## **VLSI** Design

2. CMOS Fabrication, Layout Rules







