

21. Circuit Optimizations

- Previous Unit:
 - Packaging
 - I/O
- This Unit:
 - Circuit optimization overview
 - Various techniques
 - Partitioning, placement, routing
 - Gate sizing, wire sizing, buffer insertion

D. Z. Pan

21. Circuit Optimizations

VLSI Design Cycle




- Large number of devices
- Time-to-market competition
- Power (and other) constraints

Optimizations are everywhere

D. Z. Pan

21. Circuit Optimizations


VLSI Design Cycle



D. Z. Pan

21. Circuit Optimizations

VLSI Design Cycle (cont.)



D. Z. Pan

21. Circuit Optimizations

Physical Design

Physical design converts a circuit description into a geometric description. This description is used to manufacture a chip. The physical design cycle consists of

- 1 Partitioning
- 2 Floorplanning and Placement
- 3 Routing

Traditional View


D. Z. Pan

21. Circuit Optimizations

Physical Design Process

Design Steps:
 Partition & Clustering
 Floorplan & Placement
 Pin Assignment
 Global Routing
 Detailed Routing


Methodology:
 Divide-and-Conquer



D. Z. Pan

21. Circuit Optimizations

Physical Design Cycle




D. Z. Pan

21. Circuit Optimizations

7

Levels of Partitioning




D. Z. Pan

21. Circuit Optimizations

8

Partitioning of a Circuit



D. Z. Pan

21. Circuit Optimizations

9

Importance of Circuit Partitioning

Divide-and-conquer methodology

The most effective way to solve problems of high complexity

E.g.: min-cut based placement, partitioning-based test generation,...

System-level partitioning for multi-chip designs

inter-chip interconnection delay dominates system performance.

Circuit emulation/parallel simulation

partition large circuit into multiple FPGAs (e.g. Quickturn), or multiple special-purpose processors (e.g. Zycad).

Parallel CAD development

Task decomposition and load balancing

In deep-submicron designs, partitioning defines local and global interconnect, and has significant impact on circuit performance

.....

D. Z. Pan

21. Circuit Optimizations

10

Placement


- Input:
 - Blocks (standard cells and macros) B_1, \dots, B_n
 - Shapes and Pin Positions for each block B_i
 - Nets N_1, \dots, N_m
- Output:
 - Coordinates (x_i, y_i) for block B_i .
 - No overlaps between blocks
 - The total wire length is minimized
 - The area of the resulting block is minimized or given a fixed die
- Other consideration: timing, routability, clock, buffering and interaction with physical synthesis

D. Z. Pan

21. Circuit Optimizations

11

Modern Mixed-mode Placement



(source: IBM)


- Many macros
- data paths + dust logic
- I/O constraint (area I/O or wirebond)

D. Z. Pan

21. Circuit Optimizations

12

Different Wire Length




D. Z. Pan

21. Circuit Optimizations

13

Different Routability/Chip Area




D. Z. Pan

21. Circuit Optimizations

14

Placement can Make a Difference

- MCNC Benchmark circuit e64 (contains 230 4-LUT). Placed to a FPGA.



D. Z. Pan

21. Circuit Optimizations

15

Importance of Placement

- Fundamental problem for physical design
- Glue of the physical synthesis
- Becomes very active again in recent years:
 - ISPD'05 and 06 Placement Contests
- Reasons:
 - Serious interconnect issues (delay, routability, noise) in deep-submicron design
 - Placement problem becomes significantly larger
 - Cong et al. [ASPAC-03, ISPD-03, ICCAD-03] point out that existing placers are far from optimal, not scalable, and not stable

D. Z. Pan

21. Circuit Optimizations

16

Interconnect Topology Optimization

- Problem: given a source and a set of sinks, build the best interconnect topology to minimize different design objectives:
 - Wire length: traditional (lower capacitance load, and overall congestion)
 - Performance: DSM
 - New interest: speed and other non-traditional routing architecture
- In most cases, topology means tree
 - Because tree is the most compact structure to connect everything without redundancy
 - Delay analysis is easy (cf. mesh)


D. Z. Pan

21. Circuit Optimizations

17

Terminology

- For multi-terminal net, we can easily construct a tree ([spanning tree](#)) to connect the terminals together.
- However, the wire length may be unnecessarily large.
- Better use [Steiner Tree](#):
 - A tree connecting all terminals as well as other added nodes (Steiner nodes).
- [Rectilinear Steiner Tree](#):
 - Steiner tree such that edges can only run horizontally and vertically.
 - Manhattan planes




D. Z. Pan

21. Circuit Optimizations

18

Prim's Algorithm for Minimum Spanning Tree

- Grow a connected subtree from the source, one node at a time.
- At each step, choose the closest un-connected node and add it to the subtree.




D. Z. Pan

21. Circuit Optimizations

19

Interconnect Topology Optimization Under Linear Delay Model

- Conventional Routing Algorithms Are Not Good Enough
 - *Minimum spanning tree* may have very long source-sink path.
 - *Shortest path tree* may have very large routing cost.
- Want to minimize path lengths and routing cost at the same time.




D. Z. Pan

21. Circuit Optimizations

20

Routing in design flow



D. Z. Pan

21. Circuit Optimizations

21

Routing Problem is Very Hard

- Minimum Steiner Tree Problem:
 - Given a net, find the Steiner tree with the minimum length.
 - This problem is NP-Complete!
- May need to route tens of thousands of nets simultaneously without overlapping.
- Obstacles may exist in the routing region.


D. Z. Pan

21. Circuit Optimizations

22

General Routing Paradigm

Two phases:




D. Z. Pan

21. Circuit Optimizations

23

Maze Routing



D. Z. Pan

21. Circuit Optimizations

24

An Illustration

S ₀	1	2	3
1	2	3	
	3	4	5
5	4	5	T ₆

D. Z. Pan

21. Circuit Optimizations

25

Extraction and Timing Analysis

- After global routing and detailed routing, information of the nets can be extracted and delays can be analyzed.
- If some nets fail to meet their timing budget, detailed routing and/or global routing needs to be repeated.


D. Z. Pan

21. Circuit Optimizations

26

Complexities of Physical Design

- ⌚ More than 100 million transistors
- ⌚ Performance driven designs
- ⌚ Power-constrained designs
- ⌚ Time-to-Market




D. Z. Pan

21. Circuit Optimizations

27

Grand Challenge: Design Closure



BIG problem: non-converging or too many iterations


D. Z. Pan

21. Circuit Optimizations

28

Transistor/Gate Sizing

- Given: Logic network with or without cell library
- Find: Optimal size for each transistor/gate to minimize delay, or area or power under delay constraint



- Transistor sizing versus gate sizing (=> device sizing)

D. Z. Pan

21. Circuit Optimizations

29

Device Sizing


- Device sizing is one of the key techniques for circuit optimization
 - For standard cell type of designs, gate sizing
 - For example of inverters, INV-A, INV-B, INV-C, ..., INV-N, ..., each having a different driving capabilities.
 - For microprocessor or custom designs, more fine-grained control, transistor sizing
 - For each transistor
- Main techniques
 - Analytical formula: e.g., driver sizing [Lin-Linholm, JSSC'75]
 - Greedy algorithm: [Cong et al, 1996], [Chen et al, ICCAD 1998]
 - Mathematical programming

D. Z. Pan

21. Circuit Optimizations

30

Driver Sizing




- Given:
 - A chain of cascaded drivers driving a load
 - Ignore the interconnect between drivers (i.e. assume driver and load CL is closer enough)
- Obtain:
 - Optimize the driver sizes to minimize delay, or minimize total area while meeting target delay
- [Lin-Linholm, JSSC'75]: a classic result without wiring consideration
- Delay and area/power tradeoff

D. Z. Pan

21. Circuit Optimizations

31

An Early Work on Driver Sizing
[Lin-Linholm, JSSC'75]

- Constant stage ratio, $\frac{d_{i+1}}{d_i} = \left(\frac{C_L}{C_x} \right)^{1/k}$
- if the number of drivers is not fixed, $\frac{d_{i+1}}{d_i} = e$
- Interconnect is modeled as a lumped capacitor

D. Z. Pan


21. Circuit Optimizations

32

Buffer Insertion

Find: Buffer locations and a routing tree such that slack at the source is minimized

$$q(s_0) = \min_{1 \leq i \leq 4} \{RAT(s_i) - delay(s_0, s_i)\}$$




D. Z. Pan


21. Circuit Optimizations

33

Wire Sizing Problem



- We can model as a π -type RC circuit



- Both resistance and capacitance depend on wire width.
- Hence delay can be optimized by changing wire width.

D. Z. Pan

21. Circuit Optimizations

34