

### 3. Implementing Logic in CMOS


- Last class: Layout, fabrication process, design rules
- This class: Implementing logic functions with CMOS transistors

D. Z. Pan

3. Implementing Logic in CMOS 1

### Static CMOS Circuits

- N and P channel **networks** implement logic functions
  - Each network connected between **Output** and  **$V_{DD}$  or  $V_{SS}$**




D. Z. Pan

3. Implementing Logic in CMOS 2

### Duality in CMOS Circuits

- N and P networks must implement **complementary** functions
- **Duality** sufficient for correct operation



Dual network?

Look at values of A, B and C which will produce a connection between P and Q

D. Z. Pan

3. Implementing Logic in CMOS 3

### Constructing Complex Gates

- Example:  $F = (A \cdot B) + (C \cdot D)$ 
  1. Take **uninverted** function  $F = (A \cdot B) + (C \cdot D)$  and derive N-network
  2. Identify AND, OR components; F is OR of AB, CD
  3. Make connections of transistors
    - AND  $\Leftrightarrow$  Series connection, OR  $\Leftrightarrow$  Parallel

D. Z. Pan

3. Implementing Logic in CMOS 4


### Construction of Complex Gates, Cont'd

4. Construct P-network by taking complement of N-expression  $(AB + CD)$ , which gives the expression,  $(\bar{A} + \bar{B}) \cdot (\bar{C} + \bar{D})$
5. Combine P and N circuits

D. Z. Pan

3. Implementing Logic in CMOS 5

### Layout of Complex Gate



D. Z. Pan

3. Implementing Logic in CMOS 6


### Example of Compound Gate

$$F = (A + B + C) \cdot D$$

D. Z. Pan

3. Implementing Logic in CMOS 7


### Example of More Complex Gate



D. Z. Pan

3. Implementing Logic in CMOS 8


### Exclusive-NOR Gate in CMOS



D. Z. Pan

3. Implementing Logic in CMOS 9

### Pseudo nMOS Logic




D. Z. Pan

3. Implementing Logic in CMOS 10

### Duality is not Necessary

- Functions realized by N and P networks must be complementary, and one of them must conduct for every input combination




$$F = ab + a'b' + ac + cd + c'd'$$

The N and P networks are NOT duals, but the switching functions they implement are **complementary**

D. Z. Pan

3. Implementing Logic in CMOS 11

### Example of Complex CMOS Gate



$$F =$$

$$G =$$

D. Z. Pan

3. Implementing Logic in CMOS 12

### Signal Strength


- *Strength* of signal
  - How close it approximates ideal voltage source
- $V_{DD}$  and GND rails are strongest 1 and 0
- nMOS pass strong 0
  - But degraded or weak 1
- pMOS pass strong 1
  - But degraded or weak 0
- Thus nMOS are best for pull-down network

D. Z. Pan

3. Implementing Logic in CMOS 13

### Pass Transistors

- Transistors can be used as switches




D. Z. Pan

3. Implementing Logic in CMOS 14

### Transmission Gates

- Pass transistors produce degraded outputs
- *Transmission gates* pass both 0 and 1 well




D. Z. Pan

3. Implementing Logic in CMOS 15

### Pass Transistor Logic

- What is the difference between the two circuits?




D. Z. Pan

3. Implementing Logic in CMOS 16

### Pass Transistor Logic Pull-Up Version

- How do voltage levels at the output of this gate differ from that of the pass-transistor multiplexer in the previous foil?




D. Z. Pan

3. Implementing Logic in CMOS 17

### Pass Transistor Logic -- Better Layout

- Group similar transistors, so they can be in the same well




D. Z. Pan

3. Implementing Logic in CMOS 18

### Tristates

- Tristate buffer produces Z when not enabled

EN	A	Y
0	0	
0	1	
1	0	
1	1	




D. Z. Pan

3. Implementing Logic in CMOS 19

### Nonrestoring Tristate

- Transmission gate acts as tristate buffer
  - Only two transistors
  - But *nonrestoring*
    - Noise on A is passed on to Y




D. Z. Pan

3. Implementing Logic in CMOS 20

### Tristate Inverter

- Tristate inverter produces restored output
  - Violates conduction complement rule
  - Because we want a Z output




D. Z. Pan

3. Implementing Logic in CMOS 21

### Multiplexers

- 2:1 multiplexer chooses between two inputs

S	D1	D0	Y
0	X	0	
0	X	1	
1	0	X	
1	1	X	




D. Z. Pan

3. Implementing Logic in CMOS 22

### Gate-Level Mux Design

- How many transistors are needed? **20**  
 $Y = SD_1 + \bar{S}D_0$  (too many transistors)




D. Z. Pan

3. Implementing Logic in CMOS 23

### Transmission Gate Mux

- Nonrestoring mux uses two transmission gates
  - Only 4 transistors




D. Z. Pan

3. Implementing Logic in CMOS 24

### Inverting Mux

- Inverting multiplexer
  - Use compound AOI22
  - Or pair of tristate inverters
  - Essentially the same thing
- Noninverting multiplexer adds an inverter




D. Z. Pan

3. Implementing Logic in CMOS 25

### 4:1 Multiplexer

- 4:1 mux chooses one of 4 inputs using two selects
  - Two levels of 2:1 muxes
  - Or four tristates




D. Z. Pan

3. Implementing Logic in CMOS 26

### D Latch

- When CLK = 1, latch is *transparent*
  - D flows through to Q like a buffer
- When CLK = 0, the latch is *opaque*
  - Q holds its old value independent of D
- a.k.a. *transparent latch* or *level-sensitive latch*




D. Z. Pan

3. Implementing Logic in CMOS 27

### D Latch Design



- Multiplexer chooses D or old Q



D. Z. Pan

3. Implementing Logic in CMOS 28

### D Latch Operation




D. Z. Pan

3. Implementing Logic in CMOS 29

### D Flip-flop

- When CLK rises, D is copied to Q
- At all other times, Q holds its value
- a.k.a. *positive edge-triggered flip-flop*, *master-slave flip-flop*




D. Z. Pan

3. Implementing Logic in CMOS 30

### D Flip-flop Design


- Built from master and slave D latches



D. Z. Pan

3. Implementing Logic in CMOS 31

### D Flip-flop Operation




D. Z. Pan

3. Implementing Logic in CMOS 32

### Race Condition

- Back-to-back flops can malfunction from clock skew
  - Second flip-flop fires late
  - Sees first flip-flop change and captures its result
  - Called *hold-time failure* or *race condition*




D. Z. Pan

3. Implementing Logic in CMOS 33

### Nonoverlapping Clocks

- Nonoverlapping clocks can prevent races
  - As long as nonoverlap exceeds clock skew
- Use in safe (conservative) designs
  - Industry manages skew more carefully instead



D. Z. Pan

3. Implementing Logic in CMOS 34


### Gate Layout

- Layout can be very time consuming
  - Design gates to fit together nicely
  - Build a library of standard cells
- Standard cell design methodology
  - $V_{DD}$  and GND should abut (standard height)
  - Adjacent gates should satisfy design rules
  - nMOS at bottom and pMOS at top
  - All gates include well and substrate contacts

D. Z. Pan

3. Implementing Logic in CMOS 35

### Example: Inverter




D. Z. Pan

3. Implementing Logic in CMOS 36

### Example: NAND3

- Horizontal N-diffusion and p-diffusion strips
- Vertical polysilicon gates
- Metal1  $V_{DD}$  rail at top
- Metal1 GND rail at bottom
- $32\lambda$  by  $40\lambda$




D. Z. Pan

3. Implementing Logic in CMOS 37

### Stick Diagrams

- Stick diagrams* help plan layout quickly
  - Need not be to scale
  - Draw with color pencils or dry-erase markers




D. Z. Pan

3. Implementing Logic in CMOS 38

### Wiring Tracks

- A *wiring track* is the space required for a wire
  - $4\lambda$  width,  $4\lambda$  spacing from neighbor =  $8\lambda$  pitch
- Transistors also consume one wiring track




D. Z. Pan

3. Implementing Logic in CMOS 39

### Well spacing

- Wells must surround transistors by  $6\lambda$ 
  - Implies  $12\lambda$  between opposite transistor flavors
  - Leaves room for one wire track




D. Z. Pan

3. Implementing Logic in CMOS 40

### Area Estimation

- Estimate area by counting wiring tracks
  - Multiply by 8 to express in  $\lambda$



D. Z. Pan

3. Implementing Logic in CMOS 41

### Example: O3AI

- Sketch a stick diagram for O3AI and estimate area
  - $Y = (A + B + C) \cdot D$


D. Z. Pan

3. Implementing Logic in CMOS 42

### Example: O3AI

- Sketch a stick diagram for O3AI and estimate area

$$Y = (A + B + C) \cdot D$$




D. Z. Pan

3. Implementing Logic in CMOS 43

### Example: O3AI

- Sketch a stick diagram for O3AI and estimate area

$$Y = (A + B + C) \cdot D$$



D. Z. Pan

3. Implementing Logic in CMOS 44