

















D. Z. Pan 4. CMOS Transistor Theory 9









$$= \frac{Q_{\text{channel}}}{t}$$

$$= \mu C_{\text{ox}} \frac{W}{L} \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left( V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \quad \text{where} \quad \beta = \mu C_{\text{ox}} \frac{W}{L}$$
D. Z. Pan 4. CMOS Transistor Theory 13







#### pMOS I-V

- All dopings and voltages are inverted for pMOS
- Mobility μ<sub>p</sub> is determined by holes

   Typically 2-3x lower than that of electrons μ<sub>n</sub>
- Thus pMOS must be wider to provide the same current
  - Simple assumption,  $\mu_n$  /  $\mu_p$  = 2

D. Z. Pan

4. CMOS Transistor Theory

17

Capacitance
Any two conductors separated by an insulator have capacitance
Gate to channel capacitor is very important
Creates channel charge necessary for operation
Source and drain have capacitance to body
Across reverse-biased diodes
Called diffusion capacitance because it is associated with source/drain diffusion

3



















4. CMOS Transistor Theory 27



The MOS Resistor



D. Z. Pan









Example of SPICE Deck
*file asic3.sp test of 10 stage lumped mos model
* comments
.option scale=1e-6 post=2 nomod
vin in 0 pl 0v 0n 5v 100ps
.param rpoly=40 wt=100 lt=1.2
m1 single in 0 0 n w=wt l=lt
<pre>xm1 lumped in 0 0 lrgtp xw=wt xl=lt</pre>
vsingle single 0 5v
vlumped lumped 0 5v
.tran 25ps 4ns
.graph tran model=time1 single=par('-i(vsingle)`)
<pre>lumped=par('-i(vlumped)')</pre>
.model time1 plot xmin=0ps xmax=800ps
* subckt and model on next page
*.subckt lrgtp drain gate source bulk
D. Z. Pan 4. CMOS Transistor Theory 34

Example of SPICE Deck, Cont'd
.subokt lrgtp drain gate source bulk m1 drain gate source bulk n w='xw/18' 1=x1 m2 drain g1 source bulk n w='xw/9' 1=x1 m3 drain g2 source bulk n w='xw/9' 1=x1 m4 drain g3 source bulk n w='xw/9' 1=x1 m5 drain g4 source bulk n w='xw/9' 1=x1 m6 drain g5 source bulk n w='xw/9' 1=x1 m7 drain g6 source bulk n w='xw/9' 1=x1 m8 drain g7 source bulk n w='xw/9' 1=x1 m9 drain g8 source bulk n w='xw/9' 1=x1 m10 drain g9 source bulk n w='xw/18' 1=x1
D 7 Pan 4. CMOS Transistor Theory



