

5. CMOS Gate Characteristics

5. CMOS Gate Characteristics

- Last module:
 - CMOS Transistor theory
- This module:
 - DC Response
 - Logic Levels and Noise Margins
 - Transient Response
 - Delay Estimation

D. Z. Pan

5. CMOS Gate Characteristics 1

Transistor Behavior

- If the width of a transistor increases, the current will
- If the length of a transistor increases, the current will
- If the supply voltage of a chip increases, the maximum transistor current will
- If the width of a transistor increases, its gate capacitance will
- If the length of a transistor increases, its gate capacitance will
- If the supply voltage of a chip increases, the gate capacitance of each transistor will

D. Z. Pan

5. CMOS Gate Characteristics 2

DC Response

- DC Response: V_{out} vs. V_{in} for a gate
- Ex: Inverter
 - When $V_{in} = 0 \rightarrow V_{out} = V_{DD}$
 - When $V_{in} = V_{DD} \rightarrow V_{out} = 0$
 - In between, V_{out} depends on transistor size and current
 - By KCL, must settle such that $I_{dsn} = |I_{dsp}|$
 - We could solve equations
 - But graphical solution gives more insight

D. Z. Pan

5. CMOS Gate Characteristics 3

Transistor Operation

- Current depends on region of transistor behavior
- For what V_{in} and V_{out} are nMOS and pMOS in
 - Cutoff?
 - Linear?
 - Saturation?

D. Z. Pan


5. CMOS Gate Characteristics 4

nMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$ $V_{in} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{dsn} > V_{gsn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$

$$V_{gsn} = V_{in}$$

$$V_{dsn} = V_{out}$$



D. Z. Pan

5. CMOS Gate Characteristics 5


pMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$ $V_{in} > V_{DD} + V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$ $V_{dsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$

$$V_{gsp} = V_{in} - V_{DD}$$

$$V_{dsp} = V_{out} - V_{DD}$$

$$V_{tp} < 0$$









D. Z. Pan

5. CMOS Gate Characteristics 6







UT Austin, ECE Department

VLSI Design

5. CMOS Gate Characteristics



5. CMOS Gate Characteristics




UT Austin, ECE Department

VLSI Design

5. CMOS Gate Characteristics

Beta Ratio


- If $\beta_p / \beta_n \neq 1$, switching point will move from $V_{DD}/2$
- Called *skewed gate*
- Other gates: collapse into equivalent inverter



D. Z. Pan 5. CMOS Gate Characteristics 19

Noise Margins


- How much noise can a gate input see before it does not recognize the input?



D. Z. Pan 5. CMOS Gate Characteristics 20

Logic Levels

- To maximize noise margins, select logic levels at
 - unity gain point of DC transfer characteristic



D. Z. Pan 5. CMOS Gate Characteristics 21

Transient Response

- DC analysis* tells us V_{out} if V_{in} is constant
- Transient analysis* tells us $V_{out}(t)$ if $V_{in}(t)$ changes
 - Requires solving differential equations
- Input is usually considered to be a step or ramp
 - From 0 to V_{DD} or vice versa

D. Z. Pan 5. CMOS Gate Characteristics 22

Inverter Step Response

- Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C_{load}}$$

$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2}(V_{DD} - V_t)^2 & V_{out} > V_{DD} - V_t \\ \beta(V_{DD} - V_t - \frac{V_{out}(t)}{2}) & V_{out} < V_{DD} - V_t \end{cases}$$

D. Z. Pan 5. CMOS Gate Characteristics 23

Delay Definitions

- $t_{pd}\text{r}$: *rising propagation delay*
 - Max time from input to rising output crossing $V_{DD}/2$
- $t_{pd}\text{f}$: *falling propagation delay*
 - Max time from input to falling output crossing $V_{DD}/2$
- t_{pd} : *average propagation delay*
 - $t_{pd} = (t_{pd}\text{r} + t_{pd}\text{f})/2$
- t_r : *rise time*
 - From output crossing 0.2 V_{DD} to 0.8 V_{DD}
- t_f : *fall time*
 - From output crossing 0.8 V_{DD} to 0.2 V_{DD}

D. Z. Pan 5. CMOS Gate Characteristics 24

UT Austin, ECE Department

VLSI Design

5. CMOS Gate Characteristics

Delay Definitions


- t_{cdr} : *rising contamination delay*
 - Minimum time from input to rising output crossing $V_{DD}/2$
- t_{cdf} : *falling contamination delay*
 - Minimum time from input to falling output crossing $V_{DD}/2$
- t_{cd} : *average contamination delay*
 - $t_{pd} = (t_{cdr} + t_{cdf})/2$

D. Z. Pan

5. CMOS Gate Characteristics 25

Simulated Inverter Delay

- Solving differential equations by hand too hard
- SPICE simulator solves equations numerically
 - Uses more accurate I-V models too!
- But simulations take time to write



D. Z. Pan

5. CMOS Gate Characteristics 26

Delay Estimation


- We would like to be able to easily estimate delay
 - Not as accurate as simulation
 - But easier to ask "What if?"
- The step response usually looks like a 1st order RC response with a decaying exponential.
- Use RC delay models to estimate delay
 - C = total capacitance on output node
 - Use *effective resistance* R
 - So that $t_{pd} = RC$
- Characterize transistors by finding effective R
 - Depends on average current as gate switches

D. Z. Pan

5. CMOS Gate Characteristics 27

RC Delay Models

- Use equivalent circuits for MOS transistors
 - Ideal switch + capacitance and ON resistance
 - Unit nMOS has resistance R, capacitance C
 - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width



D. Z. Pan

5. CMOS Gate Characteristics 28

Example: 3-input NAND


- Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

D. Z. Pan

5. CMOS Gate Characteristics 29

3-input NAND Caps

- Annotate the 3-input NAND gate with gate and diffusion capacitance.



D. Z. Pan


5. CMOS Gate Characteristics 30

Elmore Delay

- ON transistors look like resistors
- Pullup or pulldown network modeled as *RC ladder*
- Elmore delay of RC ladder

$$t_{pd} \approx \sum_{\text{nodes } i} R_{i-\text{to-source}} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$




D. Z. Pan

5. CMOS Gate Characteristics 31

Example: 2-input NAND

- Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.




D. Z. Pan

5. CMOS Gate Characteristics 32

Example: 2-input NAND

- Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.




D. Z. Pan

5. CMOS Gate Characteristics 33

Example: 2-input NAND

- Estimate **rising** and falling propagation delays of a 2-input NAND driving h identical gates.




D. Z. Pan

5. CMOS Gate Characteristics 34

Example: 2-input NAND

- Estimate **rising** and falling propagation delays of a 2-input NAND driving h identical gates.




D. Z. Pan

5. CMOS Gate Characteristics 35

Example: 2-input NAND

- Estimate rising and **falling** propagation delays of a 2-input NAND driving h identical gates.




D. Z. Pan

5. CMOS Gate Characteristics 36

UT Austin, ECE Department
 VLSI Design
 5. CMOS Gate Characteristics

Example: 2-input NAND

- Estimate rising and **falling** propagation delays of a 2-input NAND driving h identical gates.



$$t_{pdf} = (2C)\left(\frac{R}{2}\right) + [(6+4h)C]\left(\frac{R}{2} + \frac{R}{2}\right)$$

$$= (7+4h)RC$$

D. Z. Pan

5. CMOS Gate Characteristics 37

Delay Components


- Delay has two parts
 - Parasitic delay*
 - 6 or 7 RC
 - Independent of load
 - Effort delay*
 - 4h RC
 - Proportional to load capacitance

D. Z. Pan

5. CMOS Gate Characteristics 38

Contamination Delay

- Best-case (contamination) delay can be substantially less than propagation delay.
- Ex: If both inputs fall simultaneously




$$t_{cdr} = (3+2h)RC$$

D. Z. Pan

5. CMOS Gate Characteristics 39

Diffusion Capacitance

- Assumed contacted diffusion on every s/d
- Good layout minimizes diffusion area
- Ex: NAND3 layout shares one diffusion contact
 - Reduces output capacitance by 2C
 - Merged uncontacted diffusion might help too



Note: This picture from textbook assumes that uncontacted diffusion had the same unit capacitance C. Actually, it can be less, e.g., C/2.

D. Z. Pan

5. CMOS Gate Characteristics 40