





Catalog of Gates								
 Logical effort of common gates 								
Gate type	Number of inputs							
	1	2	3	4	n			
Inverter	1							
NAND		4/3	5/3	6/3	(n+2)/3			
NOR		5/3	7/3	9/3	(2n+1)/3			
Tristate / mux	2	2	2	2	2			
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8				
			D. Z. Pan	6	i. Logical Effort 7			


Catalog of Gates · Parasitic delay of common gates In multiples of p_{inv} (≈1) Number of inputs Gate type 2 3 4 1 n Inverter 1 NAND 2 4 3 n NOR 2 4 3 n Tristate / mux 2 8 4 6 2n XOR, XNOR 4 6 8 6. Logical Effort 8 D. Z. Pan




























Logical Effort $G = (4/3)^*(5/3)^*(5/3) = 100/27$ Electrical Effort $H = 45/8$ Branching Effort $B = 3 * 2 = 6$ Path Effort $F = GBH = 125$ Best Stage Effort $\hat{f} = \sqrt[3]{F} = 5$	Example: 3-stage path					
Electrical Effort $H = 45/8$ Branching Effort $B = 3 * 2 = 6$ Path Effort $F = GBH = 125$						
Branching Effort $B = 3 * 2 = 6$ Path Effort $F = GBH = 125$	Logical Effort	$\vec{G} = (4/3)^*(5/3)^*(5/3)$	= 100/27			
Path Effort $F = GBH = 125$	Electrical Effort	H = 45/8				
	Branching Effort	B = 3 * 2 = 6				
Best Stage Effort $\hat{f} = \sqrt[3]{F} = 5$	Path Effort	F = GBH = 125				
	Best Stage Effort	$\hat{f} = \sqrt[3]{F} = 5$				
Parasitic Delay $P = 2 + 3 + 2 = 7$	Parasitic Delay	P = 2 + 3 + 2 = 7				
Delay D = 3*5 + 7 = 22 = 4.4 FO4	Delay	D = 3*5 + 7 = 22 = 4	1.4 FO4			
D. Z. Pan 6. Logical Effort 18		D. Z. Pan	6. Logical Effort 18			



















Decoder: Comparison					
 Compare many alternatives with a spreadsheet 					
Design N G P D					
2	2	5	29.8		
2	20/9	4	30.1		
3	2	6	22.1		
4	2	7	21.1		
4	20/9	6	20.5		
4	16/9	6	19.7		
5	16/9	7	20.4		
6	16/9	8	21.6		
	th 2 2 3 4 4 4 5	N G 2 2 2 20/9 3 2 4 2 4 20/9 4 16/9 5 16/9 6 16/9	N G P 2 2 5 2 20/9 4 3 2 6 4 2 7 4 20/9 6 4 16/9 6 5 16/9 7		

Review of Definitions					
Term	Stage	Path			
number of stages	1	Ν			
logical effort	g	$G = \prod g_i$			
electrical effort	$h = \frac{C_{cat}}{C_{ia}}$	$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$			
branching effort	$b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$	$B = \prod b_i$			
effort	f = gh	F = GBH			
effort delay	f	$D_F = \sum f_i$			
parasitic delay	р	$P = \sum p_i$			
delay	d = f + p	$D = \sum d_i = D_F + P$			
	D. Z. Pan	6. Logical Effort 27			






- Not minimum area/power for constrained delay

D. Z. Pan

6. Logical Effort 29



D. Z. Pan

6. Logical Effort 30