






Xili	nx			
	Technology	Low-end	Mid-range	High-Performance
	120/150 nm			Virtex-II
	90 nm	Spartan 3		Virtex-4
	65 nm			Virtex-5
	40/45 nm	Spartan 6		Virtex-6
	28 nm	Artix-7	Kintex-7	Virtex-7
				Virtex UltraScale
۵lte	20/16 nm		Kintex UltraScale	Virtex UltraScale
Alte		Low-end	Kintex UltraScale	Virtex UltraScale High-Performance
Alte	era	Low-end Cyclone		
Alte	Pra Technology			High-Performance
Alte	Technology 130 nm	Cyclone		High-Performance Stratix
Alte	Technology 130 nm 90 nm	Cyclone II	Mid-range	High-Performance Stratix Stratix II
Alte	Technology 130 nm 90 nm 65 nm	Cyclone Cyclone II Cyclone III	Mid-range Arria I	High-Performance Stratix Stratix II Stratix III



































4GB of	Address Range	CPUs and ACP	AXI_HP	Other Bus Masters ⁽¹⁾	Notes
addressable memory	0000_0000 to 0003_FFFE(3)	осм	осм	осм	Address not filtered by SCU and OCM is mapped low
		DDR	осм	осм	Address filtered by SCU and OCM is mapped low
		DDR			Address filtered by SCU and OCM is no mapped low
					Address not filtered by SCU and OCM is not mapped low
	0004_0000 to 0007_FFFF	DDR			Address filtered by SCU
					Address not filtered by SCU
	0008_0000 to 000F_FFFF	DDR	DDR	DDR	Address filtered by SCU
			DDR	DDR	Address not filtered by SCU ⁽³⁾
	0010_0000 to 3FFF_FFFF	DDR	DDR	DDR	Accessible to all interconnect masters
	4000_0000 to 7FFF_FFF	PL		PL	General Purpose Port #0 to the PL, M_AXI_GP0
	8000_0000 to BFFF_FFFF	PL		PL	General Purpose Port #1 to the PL, M_AXI_GP1
	E000_0000 to E02F_FFFF	IOP		IOP	I/O Peripheral registers, see Table 4-6
	E100_0000 to E5FF_FFFF	SMC		SMC	SMC Memories, see Table 4-5
	F800_0000 to F800_0BFF	SLCR		SLCR	SLCR registers, see Table 4-3
	F800_1000 to F880_FFFF	PS		PS	PS System registers, see Table 4-7
	F890_0000 to F8F0_2FFF	CPU			CPU Private registers, see Table 4-4
	FC00_0000 to FDFF_FFFF ⁽⁴⁾	Quad-SPI		Quad-SPI	Quad-SPI linear address for linear mode
	FFFC 0000 to FFFF FFFF(2)	OCM	OCM	OCM	OCM is mapped high
	PEEC_0000 (OFFF_FFFF(C))				OCM is not mapped high

