

EE445M/EE380L.12 Embedded and Real-Time Systems/ Real-Time Operating Systems

Lecture 3: RTOS, OS Kernel, Operating Modes, Context Switch

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

1

References & Terminology

μ C/OS-III, The Real-Time Kernel, or a High Performance, Scalable, ROMable, Preemptive, Multitasking Kernel for Microprocessors, Microcontrollers & DSPs, by Jean J Labrosse, 2009. (there are several versions, with and without a board, including for TI Stellaris MCUs)

μ C/OS-II: The Real Time Kernel, by Jean J. Labrosse , 2002, ISBN 1-5782-0103-9.

The Definitive Guide to the ARM Cortex-M3 and Cortex-M4 Processors, Third Edition, by Joseph Yiu, 2013, ISBN 0-1240-8082-0.


Embedded Systems: Real Time Operating Systems for ARM Cortex-M Microcontrollers, Jonathan W. Valvano (Ch. 3, 4 & 5)

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

2

Single- vs. Multi-Thread




Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

3

Interrupt-Based Threading

- Foreground vs. background threads
 - Interleave based on hardware events/triggers



Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

4

Threads and Tasks

```
void Producer(void) {
    uint16_t data;
    while(1) {
        data = ADC_In();
        if(OS_Fifo_Put(data) == 0)
            DataLost++;
    }
}
```

```
void Display(void) {
    uint16_t data, voltage;
    while(1){
        data = OS_MailBox_Recv();
        voltage = 31*data/64;
        LCD_Message(0,"v(mV) =",voltage);
    }
}
```

```
void Consumer(void) {
    uint16_t data, average;
    uint32_t sum;
    uint16_t n;
    while(1) {
        sum = 0;
        for(n = 0; n < LENGTH; n++) {
            data = OS_Fifo_Get();
            sum = sum + data;
        }
        average = sum/LENGTH;
        OS_MailBox_Send(average);
    }
}
```

Lecture 3


J. Valvano, A. Gerstlauer
EE445M/EE380L.12

5

Multi-Threading / Multi-Tasking

Thread: Same program & data

Task: Independent program & data (= process**)



** More in Lecture 8

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

6

Real-Time Operating System (RTOS)

- Thread management & scheduling
- Thread communication & synchronization
- Time management

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

7

Thread Classification

- Periodic, execution at regular intervals
 - E.g., ADC, DAC, motor control
 - E.g., Check CO levels
- Aperiodic, execution can not be anticipated
 - Execution is frequent
 - E.g., New position detected as wheel turns
- Sporadic, execution can not be anticipated
 - Execution is infrequent
 - E.g., Faults, errors, catastrophes

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

8

Real-Time

- RT threads have deadlines
 - Hard real time
 - Guaranteed bounded latency
 - Firm real time
 - Missed deadline loss of quality
 - Soft real time
 - Delayed response reduces value
 - Not real time
 - Best effort, no deadlines whatsoever

Lecture 3

J. Valvano, A. Gerstlauer
EE445M/EE380L.12

9

Thread Scheduler

- Thread management
 - Thread states
 - Scheduling algorithm
 - What? (order of threads)
 - How? (when to decide)
 - Why? (when to run)
 - Performance measures
 - Utilization
 - Latency
 - Bandwidth
-
- ```
graph LR; A[What? (order of threads)] --> B[Round robin
Weighted round robin
Priority]; C[How? (when to decide)] --> D[Static
Dynamic
Deterministic/fixed]; E[Why? (when to run)] --> F[Cooperative
Preemptive]
```

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

10

## Time Management

- System time
- Time stamps
  - When did it occur?
    - Performance measures
- Thread sleeping
  - Yield and wakeup after certain delay
    - Run other tasks instead of busy waiting
- Measurements
  - Input capture period -> wheel RPM
  - Input capture PW -> ultrasonic distance

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

11

## Additional OS Requirements

- Run-time configurable, extensible
  - Priority, stack size, fifo size, time slice
- Reliability, certification
  - Medical, transportation, nuclear, military
- Scalable
  - 10 threads versus 200 threads
- ROMable
  - Runs in ROM

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

12

# Hooks

- Run user supplied code at strategic places
- Allows you to
  - Extend the OS
  - Implement debugging
  - Implement performance testing
  - Implement black box recording
- Collect run-time performance data


Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

13

# OS Architecture

- Portability
  - Small kernel
  - Hardware abstraction layer (HAL)
  - Common structure



Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

14

# OS Kernel

- Basic thread management
  - Maintain thread states
    - Running/ready/waiting
  - Context switch
    - Switch running thread
  - Protection
    - OS kernel from threads
    - Threads from each other

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

15

# ARM Modes and Levels

**Thread mode**      Used to execute application software. The processor enters Thread mode when it comes out of reset.

**Handler mode**      Used to handle exceptions. The processor returns to Thread mode when it has finished exception processing.

The *privilege levels* for software execution are:

**Unprivileged**      The software:

- Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction
- Cannot access the system timer, NVIC, or system control block
- Might have restricted access to memory or peripherals.

*Unprivileged software* executes at the unprivileged level.



**Privileged**      The software can use all the instructions and has access to all resources.

*Privileged software* executes at the privileged level.

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

16



## Program Status Register (PSR)

Figure 3. APSR, IPSR and EPSR bit assignments

Q = saturation





Figure 4. PSR bit assignments

T = Thumb bit



Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

19

## Interrupt Program Status Register (IPSR)

| Bits      | Description                                                                                                                                                                                                                                                                                                                                                   |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bits 31:9 | Reserved                                                                                                                                                                                                                                                                                                                                                      |
| Bits 8:0  | <b>ISR_NUMBER:</b><br>This is the number of the current exception:<br>0: Thread mode<br>1: Reserved<br>2: NMI<br>3: Hard fault<br>4: Memory management fault<br>5: Bus fault<br>6: Usage fault<br>7: Reserved<br>....<br>10: Reserved<br>11: SVCALL<br>12: Reserved for Debug<br>13: Reserved<br>14: PendSV<br>15: SysTick<br>16: IRQ0 <sup>(1)</sup><br>.... |

Run debugger:  
- stop in ISR and  
- look at IPSR

The diagram shows the bit layout of the IPSR register. Bits 31, 9, and 8 are labeled. Bits 31-24 are labeled Reserved. Bits 23-16 are labeled Reserved. Bits 15-8 are labeled ISR NUMBER.

Figure 2-3, The IPSR Register.

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

20

## Execution Program Status Register (EPSR)

The Execution PSR (**EPSR**) contains two overlapping fields:

- the Interruptible-Continuable Instruction (ICI) field for interrupted load multiple and store multiple instructions  
**PUSH {r4-r6,lr}**
- the execution state field for the If-Then (IT) instruction, and the T-bit (Thumb state bit).




Figure 2-4, The EPSR Register.

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

21

## Priority Mask Register

### Priority mask register

The PRIMASK register prevents activation of all exceptions with configurable priority. See the register summary in [Table 2 on page 13](#) for its attributes. [Figure 5](#) shows the bit assignments.

Figure 5. PRIMASK bit assignments



Disable interrupts (I=1)

**CPSID I**

Enable interrupts (I=0)

**CPSIE I**

Table 7. PRIMASK register bit definitions

| Bits      | Description                                                                                                 |
|-----------|-------------------------------------------------------------------------------------------------------------|
| Bits 31:1 | Reserved                                                                                                    |
| Bit 0     | <b>PRIMASK:</b><br>0: No effect<br>1: Prevents the activation of all exceptions with configurable priority. |

StartCritical():

**MRS R0, PRIMASK  
CPSID I**

EndCritical():

**MRS PRIMASK,R0**

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

## Code from uC/OS-II

```
SRSave
 MRS R0, PRIMASK
 CPSID I
 BX LR
SRRestore
 MSR PRIMASK, R0
 BX LR
```

// Prototypes :  
long SRSave (void);  
void SRRestore(long sr);

Where is the I bit saved?

```
#define OS_ENTERCRITICAL() { sr = SRSave(); }
#define OS_EXITCRITICAL() { SRRestore(sr); }

void Task (void *p_arg) {
 long sr=0;
 OS_CRITICALENTER();
 // ... critical section
 OS_CRITICALEXIT();
}
```

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

23

## CONTROL Register

Figure 8. CONTROL bit assignments




Table 10. CONTROL register bit definitions

| Bits      | Function                                                                                                                                                                                                                 |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bits 31:2 | Reserved                                                                                                                                                                                                                 |
| Bit 1     | <b>ASPSEL:</b> Active stack pointer selection<br>Selects the current stack:<br>0: MSP is the current stack pointer<br>1: PSP is the current stack pointer.<br>In Handler mode this bit reads as zero and ignores writes. |
| Bit 0     | <b>TPL:</b> Thread mode privilege level<br>Defines the Thread mode privilege level.<br>0: Privileged<br>1: Unprivileged.                                                                                                 |

Reset debugger:  
- look at CONTROL  
- stop in ISR and  
- look at CONTROL

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

24

# Exception Processing

| Exception number              | IRQ number | Offset | Vector                  | Stacking | Stack (8 regs):                 |
|-------------------------------|------------|--------|-------------------------|----------|---------------------------------|
| 83                            | 67         | 0x014C | IRQ67                   |          | • R0-R3, R12                    |
| .                             | .          | .      | .                       |          | • LR                            |
| .                             | .          | .      | .                       |          | • Return address                |
| .                             | .          | .      | .                       |          | • PSR                           |
| <i>Remember Systick is 15</i> |            |        |                         |          |                                 |
| 18                            | 2          | 0x004C | IRQ2                    |          |                                 |
| 17                            | 1          | 0x0048 | IRQ1                    |          |                                 |
| 16                            | 0          | 0x0044 | IRQ0                    |          |                                 |
| 15                            | -1         | 0x003C | Systick                 |          |                                 |
| 14                            | -2         | 0x0038 | PendSV                  |          |                                 |
| 13                            |            |        | Reserved                |          |                                 |
| 12                            |            |        | Reserved for Debug      |          |                                 |
| 11                            | -5         | 0x002C | SVCall                  |          |                                 |
| 10                            |            |        | Reserved                |          |                                 |
| 9                             |            |        | Usage fault             |          | LR=EXC_RETURN                   |
| 8                             |            |        | Bus fault               |          | 0b1111001 Ret to Handler MSP    |
| 7                             |            |        | Memory management fault |          | 0b11111001 Ret to Thread MSP    |
| 6                             | -10        | 0x0018 | Hard fault              |          | 0b11111101 Ret to Thread PSP    |
| 5                             | -11        | 0x0014 | NMI                     |          | 0b1110xxxx means floating point |
| 4                             | -12        | 0x0010 | Reset                   |          | aligned to double-word address  |
| 3                             | -13        | 0x000C | Initial SP value        |          |                                 |
| 2                             | -14        | 0x0008 |                         |          |                                 |
| 1                             |            | 0x0004 |                         |          |                                 |
|                               |            | 0x0000 |                         |          |                                 |

Lecture 3      J. Valvano, A. Gerstlauer  
EE445M/EE380L.12      25

# Exceptions

| Exception number <sup>(1)</sup> | IRQ number <sup>(1)</sup> | Exception type          | Priority                    | Vector address or offset <sup>(2)</sup> | Activation                                            |
|---------------------------------|---------------------------|-------------------------|-----------------------------|-----------------------------------------|-------------------------------------------------------|
| 1                               | -                         | Reset                   | -3, the highest             | 0x00000004                              | Asynchronous                                          |
| 2                               | -14                       | NMI                     | -2                          | 0x00000008                              | Asynchronous                                          |
| 3                               | -13                       | Hard fault              | -1                          | 0x0000000C                              | -                                                     |
| 4                               | -12                       | Memory management fault | Configurable <sup>(3)</sup> | 0x00000010                              | Synchronous                                           |
| 5                               | -11                       | Bus fault               | Configurable <sup>(3)</sup> | 0x00000014                              | Synchronous when precise, asynchronous when imprecise |
| 6                               | -10                       | Usage fault             | Configurable <sup>(3)</sup> | 0x00000018                              | Synchronous                                           |
| 7-10                            | -                         | -                       | -                           | Reserved                                | -                                                     |
| 11                              | -5                        | SVCall                  | Configurable <sup>(3)</sup> | 0x0000002C                              | Synchronous                                           |
| 12-13                           | -                         | -                       | -                           | Reserved                                | -                                                     |
| 14                              | -2                        | PendSV                  | Configurable <sup>(3)</sup> | 0x00000038                              | Asynchronous                                          |
| 15                              | -1                        | SysTick                 | Configurable <sup>(3)</sup> | 0x0000003C                              | Asynchronous                                          |
| 16-83                           | 0-67                      | Interrupt (IRQ)         | Configurable <sup>(4)</sup> | 0x00000040 and above <sup>(5)</sup>     | Asynchronous                                          |

Table 2-8, Exception Types (TM4C123GH6PM Data Sheet)

# Supervisor Call (SVC)

## 3.9.10 SVC

Supervisor Call.

### Syntax

```
SVC (cond) #imm
```

where:

- 'cond' is an optional condition code, see [Conditional execution on page 56](#).
- 'imm' is an expression evaluating to an integer in the range 0-255 (8-bit value).

### Operation

The SVC instruction causes the SVC exception.

*imm* is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

### Condition flags

This instruction does not change the flags.

### Examples

```
SVC 0x32 ; Supervisor Call (SVC handler can extract the immediate value
; by locating it via the stacked PC)
```

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

27

# Code from uC/OS-II

```
NVIC_PENDSVSET EQU 0x10000000
NVIC_INT_CTRL EQU 0xE000ED04

OSCtxSw
 LDR R0, =NVIC_INT_CTRL
 LDR R1, =NVIC_PENDSVSET
 STR R1, [R0]
 BX LR

#define OS_TASK_SW() OSCtxSw()
```

```
OS_CPU_PendSVHandler
 CPSID I ; Prevent interruption during context switch
 MRS R0, PSP ; PSP is process stack pointer
 ;
 MSR PSP, R0 ; Load PSP with new process SP
 ORR LR, LR, #0x04 ; exception return uses process stack
 CPSIE I ; not necessary, PSR will be popped
 BX LR
```

Lecture 3

J. Valvano, A. Gerstlauer  
EE445M/EE380L.12

28

## Summary

- Threads are executing software tasks
- RTOS has unique requirements
  - Reliability
  - Real-Time
  - Priority
  - Certification
  - Runs in ROM