


## 1. Introduction

How do we make AC from DC? Answer – the H-Bridge Inverter.

### H BRIDGE INVERTER




#### Switching rules

- Either A+ or A– is always closed, but never at the same time \*
  - Either B+ or B– is always closed, but never at the same time \*
- \*same time closing would cause a short circuit from Vdc to ground

#### Corresponding values of Va and Vb

- A+ closed,  $V_a = V_{dc}$
- A– closed,  $V_a = 0$
- B+ closed,  $V_b = V_{dc}$
- B– closed,  $V_b = 0$

## H BRIDGE INVERTER




### Corresponding values of $V_{ab}$

- A+ closed and B- closed,  $V_{ab} = V_{dc}$
- A+ closed and B+ closed,  $V_{ab} = 0$
- B+ closed and A- closed,  $V_{ab} = -V_{dc}$
- B- closed and A- closed,  $V_{ab} = 0$

- The free wheeling diodes permit current to flow even if all switches did open
- These diodes also permit lagging currents to flow in inductive loads

But is a square wave output good enough? Not for us! Sinusoidal load voltage is usually the most desirable. But how do we approximate a sinusoidal output with only three states (+Vdc, -Vdc, 0) ?  
 The answer: Unipolar PWM modulation



$V_{cont}$  ,  $-V_{cont}$  , and  $V_{tri}$

$V_{cont} > V_{tri}$  , close switch A+, open switch A- , so voltage  $V_a = V_{dc}$


$V_{cont} < V_{tri}$  , open switch A+, close switch A- , so voltage  $V_a = 0$


$-V_{cont} > V_{tri}$  , close switch B+, open switch B- , so voltage  $V_b = V_{dc}$

$-V_{cont} < V_{tri}$  , open switch B+, close switch B- , so voltage  $V_b = 0$

# EE462L, Power Electronics, PWM Inverter Control Circuit

Version March 14, 2013





**Idealized Load Voltage ( $V_a - V_b$ ) Waveform**

**If you switch fast enough, the FFT has a very large fundamental component with the period shown, plus strong high-frequency components in sidebands centered around 2, 4, 8, ... times the triangle wave frequency. If those high-frequency components are 30 or more times the frequency of the control wave, they are easy to block at the output.**

## EE462L, Power Electronics, PWM Inverter Control Circuit

Version March 14, 2013

Unipolar PWM inverters (also known as Class D or switching amplifiers) efficiently amplify a small input signal  $V_{cont}$ . The output voltage to the load is either  $+V_{dc}$ ,  $-V_{dc}$ , or zero, depending on whether  $V_{cont}$  and  $-V_{cont}$  are greater or smaller than a reference triangle wave  $V_{tri}$ . The output load voltage contains a replica of  $V_{cont}$ , and also strong harmonics centered about even multiples of  $m_f$ , where  $m_f$  is the ratio of the reference triangle wave frequency with respect to the frequency of  $V_{cont}$ , i.e.,  $m_f = \frac{f_{tri}}{f_{cont}}$ .

The amplifier operates on the principle of comparing  $V_{cont}$  (and  $-V_{cont}$ ) to a reference triangle wave  $V_{tri}$ . This principle is illustrated in Figure 1.




Figure 1.  $V_{cont}$ ,  $-V_{cont}$ , and  $V_{tri}$

The illustration given has  $m_a = 0.9$ , where  $m_a$  is the ratio of peak control voltage to peak triangle voltage. The logic used to operate the four switches in the H-Bridge configuration of Figure 2 is as follows:

$V_{cont} > V_{tri}$ , close switch  $A^+$ , open switch  $A^-$ , so voltage  $V_a = V_{dc}$

$V_{cont} < V_{tri}$ , open switch  $A^+$ , close switch  $A^-$ , so voltage  $V_a = 0$

$-V_{cont} > V_{tri}$ , close switch  $B^+$ , open switch  $B^-$ , so voltage  $V_b = V_{dc}$

$-V_{cont} < V_{tri}$ , open switch  $B^+$ , close switch  $B^-$ , so voltage  $V_b = 0$




Figure 2. Four MOSFET switches configured as an H-Bridge (note that the MOSFET source nodes are not all at the same potential, thus requiring isolated firing circuits for A<sup>+</sup> and B<sup>+</sup>)

The resulting load voltage is shown in Figure 3. (Note – see the Appendix for a more complete graphical development of Figure 3). The harmonics in this waveform are high-frequency side bands  $2kf_{tri} \pm f_{cont}$ ,  $2kf_{tri} \pm 3f_{cont}$ ,  $2kf_{tri} \pm 5f_{cont}$ , and so forth, for  $k = 1, 2, 3, \dots$ ), where  $f_{tri}$  is the frequency of the triangular wave, and  $f_{cont}$  is the frequency of  $V_{cont}$ . Waveforms for  $m_a = 0.5$  and  $1.5$  are shown in Figures 4 and 5.

The magnitudes of the load voltage frequency components, taken from [1], are shown in Table 1. For small  $m_a$ , many of these values are large in relation to the fundamental. However, as long as  $m_f$  is large, the undesired high frequency components are relatively easy to filter at the load, so that the output load voltage resembles  $V_{cont}$  reasonably well.




Figure 3. Load voltage ( $V_{load} = V_a - V_b$ ) with  $m_a = 0.9$  (i.e., in the linear region)




Figure 4. Load voltage ( $V_{load} = V_a - V_b$ ) with  $m_a = 0.5$  (i.e., in the linear region)




Figure 5. Load voltage ( $V_{load} = V_a - V_b$ ) with  $m_a = 1.5$  (i.e., in the overmodulation region)

Table 1. RMS magnitudes of load voltage frequency components, with respect to  $\frac{V_{dc}}{\sqrt{2}}$

(for  $f_{tri} \gg f_{cont}$ )

Frequency	$m_a = 0.2$	$m_a = 0.4$	$m_a = 0.6$	$m_a = 0.8$	$m_a = 1.0$
$f_{cont}$	0.200	0.400	0.600	0.800	1.000
$2f_{tri} \pm f_{cont}$	0.190	0.326	0.370	0.314	0.181
$2f_{tri} \pm 3f_{cont}$		0.024	0.071	0.139	0.212
$2f_{tri} \pm 5f_{cont}$				0.013	0.033
$4f_{tri} \pm f_{cont}$	0.163	0.157	0.008	0.105	0.068
$4f_{tri} \pm 3f_{cont}$	0.012	0.070	0.132	0.115	0.009
$4f_{tri} \pm 5f_{cont}$			0.034	0.084	0.119
$4f_{tri} \pm 7f_{cont}$				0.017	0.050

As  $m_a$  decreases, the on-times pulses in Figure 3 get proportionally smaller, linearly decreasing the rms value of the fundamental component of the inverter output (see Figure 4). As  $m_a$  increases beyond 1.0, then overmodulation occurs, and the on-time pulses near the centers of the output waveform gradually merge (see Figure 5). As  $m_a$  becomes very large (i.e., 5 or 10), all of the on-time pulses merge, and the inverter output becomes a square wave with predominantly low-frequency harmonics (i.e., 3<sup>rd</sup>, 5<sup>th</sup>, 7<sup>th</sup>, etc.). The variation of the rms value of the no-load fundamental output with  $m_a$  is shown in Figure 6 (taken from [1]).




Figure 6. Variation of RMS value of no-load fundamental inverter output voltage ( $V_{1rms}$ ) with  $m_a$

## EE462L, Power Electronics, PWM Inverter Control Circuit

Version March 14, 2013

In our application,  $V_{cont}$  will be a 60Hz signal taken from a benchtop waveform generator.

During the tune-up procedure,  $V_{cont}$  will have a peak value of 4.0V (which is displayed as  $V_{PP}$  on the waveform generator). The triangle wave will be about 150kHz.

### 2. The Control Circuit and Firing Logic

The PWM inverter control circuit is shown in Figure 7. The purpose of this control circuit is to produce firing signals for the four H-Bridge MOSFETs. Firing signal  $V_A$  controls MOSFETs  $A^+$  and  $A^-$ . Firing signal  $V_B$  controls MOSFETs  $B^+$  and  $B^-$ . When  $V_A$  is “high,”  $A^+$  is “on” and  $A^-$  is “off.” When  $V_A$  is “low,”  $A^+$  is “off” and  $A^-$  is “on.” The “B-side” of the H-Bridge works the same way with  $V_B$ . Thus,

- node voltages  $V_a$  and  $V_b$  in Figure 2 will be working-voltage replicas of firing signals  $V_A$  and  $V_B$ , respectively, and
- $V_{load} = V_a - V_b$  will be a working voltage replica of  $[V_A - V_B]$ .

The purposes of the four ICs in this circuit are

- 2W, DC-DC converter chip to produce isolated  $\pm 12V$  from one plug-in 12V regulated “wall wart” DC power supply. The wall 0V output of the DC converter chip will not be connected to the wall wart ground.
- One dual Op Amp – one side sums two input voltages to produce a mono signal, and the other side can attenuate or boost the mono signal.
- Another dual Op Amp with only one side used. Has adjustable gain to produce  $-V_{cont}$ .
- Waveform generator – generates the triangle wave. Regulated  $\pm 12V_{dc}$  input keeps the waveform steady and helps to eliminate DC in the output.
- Comparator – performs the PWM comparison logic, and sinks enough current so that the MOSFET drivers switch on-and-off properly. Because comparisons are made between voltages that can be positive or negative, the comparator chip must be powered by a  $\pm$  supply voltage (in our case  $\pm 12V$ ), and the comparator chip output is either +12V, or -12V.

See the Appendix for IC pin configurations.






Figure 7. PWM Control Circuit






If  $V_{cont} > V_{tri}$ , Then  
 $V_A = 12V$ , so  
 $V_A = 24V$  (w.r.t.  $-12V$ )  
 Else  
 $V_A = -12V$ , so  
 $V_A = 0V$  (w.r.t.  $-12V$ )  
 Endif

If  $-V_{cont} > V_{tri}$ , Then  
 $V_B = 12V$ , so  
 $V_B = 24V$  (w.r.t.  $-12V$ )  
 Else  
 $V_B = -12V$ , so  
 $V_B = 0V$  (w.r.t.  $-12V$ )  
 Endif

**Dual Comparator**

220kΩ resistors between Inputs+ and Outputs provide hysteresis to prevent rapid switching due to noise



$V_{con} > V_{tri}$  , close switch A+, open switch A- , so voltage  $V_a = V_{dc}$

$V_{con} < V_{tri}$  , open switch A+, close switch A- , so voltage  $V_a = 0$

$-V_{con} > V_{tri}$  , close switch B+, open switch B- , so voltage  $V_b = V_{dc}$

$-V_{con} < V_{tri}$  , open switch B+, close switch B- , so voltage  $V_b = 0$

- $V_A$  and  $V_B$  outputs, relative to  $-12V$ , are produced to switch the H-bridge MOSFET driver chips. These two voltages are related to the logic on page 1 and to the circuit in Figure 7.

### 3. Calibration and Checkout

For tests 3b through 3e, I suggest that you use one of the AC wall warts (marked with yellow paint) for Vcont. Its output is isolated, so there will be no grounding issues between it and the scope.

Note – From now on, anytime that you use your circuit, you should always


- Make sure that your triangle wave skewness is OK
- Tune out any DC in the triangle wave
- Make sure  $-V_{cont}$  is a negative replica of Vcont

The results shown here were taken with one of the older scopes. However, you will be able to obtain approximately the same screen shots with the newer benchtop scopes.

#### 3a. View and Adjust the Triangle Wave

For my tests, I used a 1.5nF capacitor for  $C_F$ . You can use either 1.0nF or 1.5nF. The frequency of my triangle wave generator varied with  $C_F$  as follows:



Cap Marking	Freq
102 = 1000 pF = 1 nF	200 kHz
152 = 1500 pF = 1.5 nF	137 kHz
222 = 2200 pF = 2.2 nF	98 kHz
472 = 4700 pF = 4.7 nF	44 kHz
103 = 10000 pF = 10 nF = 0.01 $\mu$ F	19 kHz
104 = 100000 pF = 100 nF = 0.1 $\mu$ F	1.7 kHz



- Adjust the skewness multiturn pot so that rise and fall times match in the first two digits.
- Use a multimeter to read the DC voltage at point VtriDC on your PCB. Switch on the ZeroDC switch, and adjust the 100 $\Omega$  multiturn pot to reduce VtriDC to about  $\pm 1$ mV.

**3b. View  $V_{cont}$  and establish  $-V_{cont}$**

Some of the yellow-painted AC wall warts are equipped with an audio jack to plug directly into your Left or Right input channel.




- Adjust B100k gain potentiometer so that  $V_{cont}$  is about 2.0 Vrms.
- Adjust the  $-V_{cont}$  multiturn pot so that  $-V_{cont}$  is the negative replica of  $V_{cont}$ .


**3c. View Output VAB in the Linear Region**

With  $V_{cont} \approx 2 V_{rms}$ , ratio  $m_a$  will be less than one and thus in the linear region. Remove your channel 2 scope probe, and move channel 1 over to view output VAB. When the switching noise is filtered from the screen, VAB should be a close approximation to  $V_{cont}$  (but with a reduced magnitude).

**Linear region. VAB without scope filter**




**Linear region. VAB with scope filter**




**3d. View Output VAB in the Overmodulation Region**

If  $V_{cont}$  has symmetry, output VAB should always have symmetry, too, even in overmodulation or full saturation. The flat spots should be symmetric in the positive and negative portions of VAB. Any DC offset in the triangle wave or in  $V_{cont}$  will produce asymmetry in VAB.

**Overmodulation Region, unfiltered**




**Overmodulation Region, filtered**



**3e. FFT of VAB**

The FFT of VAB shown here has span = 500 kHz, and center frequency 250 kHz. Theoretically the clusters of high-frequency switching noise should be centered around  $2 \cdot F_{tri}$  ( $\approx 270$  kHz) and  $4 \cdot F_{tri} \approx 540$  kHz (which is off scale here).

The vertical scale is 20dB per division. It appears that the non-ideal 135 kHz cluster is about 40dB down from the ideal 270 kHz cluster. 40dB down is a factor of 100.




EE462L, Power Electronics, PWM Inverter Control Circuit  
Version March 14, 2013

3f.  $V_{cont}$ ,  $-V_{cont}$ , and  $V_{AB}$  for 1 kHz and 10 kHz


Now, test out your circuit with higher frequencies. Take your  $V_{cont}$  signal from a benchtop waveform generator. It is essential that the scope be powered through a ground buster so that  $V_{AB}$  can be viewed. Adjust gain B100k and the multiturn pot so that  $V_{cont}$  and  $-V_{cont}$  are 2.0 Vrms.

I temporarily placed a  $0.01\mu\text{F}$  capacitor across  $V_{AB}$  to help filter out the switching noise. That explains the drop in  $V_{AB}$  magnitude. Remove the  $0.01\mu\text{F}$  before operating the H-bridge, else the PWM switching signal will not reach the H-bridge.


**$V_{cont}$  and  $-V_{cont}$  for 1 kHz**



**$V_{cont}$  and  $-V_{cont}$  for 10 kHz**



**Filtered  $V_{AB}$  for 1 kHz**



**Filtered  $V_{AB}$  for 10 kHz**

