

PACT 2010

SYstem-level Max POWer (SYMPO) - A Systematic Approach for Escalating System-level Power Consumption using Synthetic Benchmarks

*K. Ganesan, J. Jo, W. L. Bircher, D. Kaseridis, Z. Yu
and L. K. John
University of Texas at Austin*

Worst-case Power Consumption

- **Understanding worst-case power characteristics**
 - Power management features, designing cooling system, heat sinks, voltage regulators
- **Practically attainable maximum power**
 - If set too high => wastage of resources & If
set too low => reliability issues
 - Design of “power viruses”
- **Not just the cores, system-level power virus**
 - Trend towards integrating more components into chip

Industry-grade Max-power Viruses

- **Hand crafting code snippets for power viruses**
 - Very tedious process, complex interactions inside the processor
 - Cannot be sure if it is the maximum case
- **We automatically generate power viruses**


Power Virus	Optimized to stress	Language
MPrime	All CPUs, all ISAs	C
CPUburn-in	X86 machines	x86 assembly
BurnP5	Intel Pentium w&w/o MMX processors	x86 assembly
BurnP6	Intel PentiumPro, Pentium II, Pentium III and Celeron CPUs	x86 assembly
BurnK6	AMD K6 processors	x86 assembly
BurnK7	AMD Athlon/Duron processors	x86 assembly
BurnMMX	cache/memory interfaces on all CPUs with MMX	x86 assembly

Measurement on Hardware

- **Power characteristics on AMD Phenom II X4 (K10)**
- **AMD-designed system board**
 - Fine-grain power instrumentation for CPU core
 - Hall effect current sensor provides 0-5 V signal
 - National Instruments PCI-6255 data logger samples current and voltage

Cores	4
Clock	3.0 GHz
Technology	45 nm
IL1, DL1 Cache	2-way, 64 B line, 64 KB per core
L2 Cache	16-way, 64B line, 512 KB per core
L3 Cache	32-way, 64B line, 6MB shared
Fetch size	32 bytes
Branch Predictor	12 global history, 16 K bi-mod predictor 2 K target buffer
ROB	72 entries in 3 micro-op groups
ALU	3 symmetry Int ALUs, 3 FP ALUs


Power measurement on Hardware



- **BurnK7 – 72.1 Watts**
- **SPEC CPU2006: 416.gamess and 453.povray consume highest power of 63.1 and 59.6 Watts**

SYMPO Framework

- Automatically search for power viruses using an abstract workload model and machine learning



- GA: search heuristic to solve optimization problems
- Choose a random population, evaluate fitness, apply GA operators to generate next population
- Evolve until required fitness achieved

Abstract Workload Model

! " # \$ % & ' () * \$	+, - . & \$	/, ' & " (0 \$
1 \$! 2 3 4 & (\$ 5 6 , 6) * 7 ' * 8 6 \$	19 : \$ 9 : \$ 9 : \$ 199 = 99 \$	/ " - ' (" 7 5 7 ' G \$ B (& C) * ' , 4) 7 ' 0 \$
= \$ \$? & (, . & \$, 6) * 7 ' * 8 6) @ \$	19 : \$ 9 : \$ 9 : \$ 199 \$	
; \$ \$? & (, . & \$? & (, 7 8 (, - * A \$ B (& C) * ' , 4) 7 ' 0 \$	9 # : \$ 9 # D E : \$ 9 # F = : \$ 9 # E : \$ 9 # F D : \$ 9 # F F : \$ 1 # 9 \$	
" ! ! # % & & (!) * + ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	# \$ - % / % 0 \$! 6 , F !
5 ! ! # % & & (! 6 . 7 , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
8 ! ! # % & & (! 9 , : ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
; ! ! < = ! > 9 9 ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
? ! ! < = ! 6 . 7 , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
@ ! < = ! 9 , : ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
A 3 ! ! < = ! 6 0 : ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
AA ! ! < = ! - B (% \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
AC ! ! * 0 > 9 ! , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	
AD ! ! E % (& , \$ - % / % 0 \$! 1 & ' 2 %	3 ! 4 " !	# \$ - % / % 0 \$! & & 7 H > (> 7 & 7 , - 6 !
A " ! G & , - % & (! 9 & H & \$ 9 & \$ / ! 9 , - % \$ / & 9 , - % J . % 0 \$! K \$. 6 J & (! 0 L ! , \$ - % / % 0 \$ - M	AN CN ' N ? NAC NA 8 NC 3 N DC N ' ? N 8 " !	
A 5 ! * 0 / > 7 - % 9 & : > 7 & H & (! - % % / ! 7 0 > 9 0 - % (& P ! A 3 ! J . / Q & % ! & > / 2 ! 1 , % 2 ! & B . > 7 H (0 J > J , 7 % !	! 3 N ' N ? NAC NA 8 NDC N 8 " ! , \$! & > / 2 ! J . / Q & %	
A 8 ! R > % ! ! 0 0 % H (, \$ % K \$. 6 J & (! 0 L ! , % (> % 0 \$ - ! J & ! 0 (& (& & 2 0 0 !! J & , \$ \$, \$ ' ! 0 L % 2 & > ((> I M	ANA 3 NC 3 N ' 3 NA 3 3 N C 3 3 !!	R > % ! 7 0 / > 7 % ! T ! 6 & 6 0 (! ! & & 7 H > (> 7 & 7 , - 6 !
A ; ! S & \$! 0 L 6 & 6 0 (! ! & & 7 H > (> 7 & 7 , - 6 !	AN CN DN 8 !	

Abstract Workload Model

! " # % & ' () * \$	+ , - . & \$	/ , ' & " (0 \$
" ! # \$ % & ' (!) * & + , - ! & / . 0 , !	" 1 2 3 1 2 4 1 2 " 1 1 5 1 1 !	D) : > () / * / E ! < (' = - . > + & - / > ? !
5 ! ! 6 7 ' (+ 8 ' ! & + , - ! & / . 0 ! , - 9 ' !	" 1 2 3 1 2 4 1 2 " 1 1 !	
3 ! ! 6 7 ' (+ 8 ' !) 7 ' (+ / ! & (+ : . ; ! < (' = - . > + & - / > ? !	1 @ 2 1 @ B 2 1 @ 5 2 ! 1 @ B 2 1 @ A 2 1 @ C 2 " @ !	
1 \$ \$ ' & & (\$ 4 5 \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	2 - 6 ' (7 * ') " - \$ =) L \$
< \$ \$ ' & & (\$ 7 \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
? \$ \$ ' & & (\$ @ A \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
B \$ \$ D \$ @ @ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
E \$ \$ D \$ 7 \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
F \$ \$ D \$ @ A \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
G : \$ \$ D \$ " A \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
GG \$ \$ D \$ H (' \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
GI \$ \$ " , @ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
GJ \$ \$ K " (& \$ - 6 ' (7 * ') " - \$ & . 9 ' \$	: \$ \$ \$	
" F ! G ' 8 - , > ' (! = ' < ' : = ' : . ? ! = - , > : . ' ! = - , > (- & \$ >) : ! H \$ % & ' (!) * ! : - , > (\$. >) : , I !	" 2 5 2 F 2 A 2 " 5 2 " B 2 5 1 2 3 5 2 F A 2 B F !	J : , > (\$. >) : ! / 7 ' / < + (+ / / / , % !
" 4 ! K) . + / , > (= ' ! 7 + / \$ ' ! < ' (! , > + . ! /) + = L , > (' @ ' 1 ! & \$. 0 ' > , ! + . ; ! E - > , ! ' M \$ + / < () & + & - / > ? !	! 1 2 F 2 A 2 " 5 2 " B 2 3 5 2 ! B F ! : ' ! + . ; ! & \$. 0 ' > !	N + > + ! /) . + / > ? ! Q ! % ' %) (? ! / 7 ' / < + (+ / / / , % !
" B ! N + > + ! *)) > (- : > ! H \$ % & ' (!) * ! - > (+ >) : , ! & ' *) (' ! (' , ' > >) ! & ' 8 - : : - : 8 !) * > , ' ! + (+ ? ! I !	" 2 " 1 2 5 1 2 F 1 2 " 1 1 2 5 1 1 ! !	
" O ! P ' + : !) * ! % ' %) (? ! / 7 ' / < + (+ / / / , % !	" 2 5 2 3 2 B !	

Abstract Workload Model


! " # % & ' () * \$	+, - . & \$	/, ' & " (0 \$
" ! # \$ % & ' (!) * ! & +, - . ! & / . 0, !	" 1 2 3 1 2 4 1 2 " 1 1 5 1 1 !	D) : > () / * / E ! < (' = - . > + & - / > ? !
5 ! ! 6 7 ' (+ 8 ' ! & +, - . ! & / . 0 !, - 9 ' !	" 1 2 3 1 2 4 1 2 " 1 1 !	
3 ! ! 6 7 ' (+ 8 ' !) 7 ' (+ / ! & (+ : . ; ! < (' = - . > + & - / > ? !	1 @ 2 1 @ B 2 1 @ 5 2 ! 1 @ B 2 1 @ A 2 1 @ C 2 " @ !	
F ! ! G > 8 ' (! 6 H ! ! : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	G , > (\$. >) : !! %-P!
4 ! ! G > 8 ' (! % \$ / ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
B ! ! G > 8 ' (! = - 7 ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
K ! ! L M + = ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
A ! ! L M % \$ / ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
C ! ! L M = - 7 ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
" 1 ! ! L M %) 7 ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
" " ! ! L M , N (> - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
" 5 ! ! H) + = ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
" 3 ! ! O > (' ! - : , > (\$. >) : ! E ' - 8 ; > !	1 ! ! F !	
1 2 \$ + &) 3 ' & (\$ 1 5 & 4 & * 0 \$) 3 ' , - * & \$ 4) 3 ' () 6 7 ') " - \$ 7 9 6 & (\$: \$) - 3 ' (7 * ') " - 3 ; \$	1 \$ - \$ 2 \$ - \$ 1 = \$ 1 ? \$ - @ \$ A = \$ 2 > \$ 2 \$	B 3 ' (7 * ') " - \$ & D & C \$ 5 , (, & Q 3 9 \$
" 4 ! H) . + / , > = ' ! 7 + / \$ ' ! < ' (! , > + . !) + = Q > > (' @ ' 1 ! & \$. 0 ' > ! ' + . ; ! E - > ! ' N \$ + / < () & + & - / > ? !	! 1 2 F 2 A 2 " 5 2 " B 2 3 5 2 ! B F ! - : ! ' + . ; ! & \$. 0 ' > !	R + > + ! /) . + / - > ? ! V ! % ' %) (? ! / 7 ' / < + (+ / / / , % !
" B ! R + > + ! *)) < (- : > ! S : \$ % & ' (!) * ! > - (+ >) : , ! & ' *) (' ! (' , ' > >) !! & ' 8 - : : - : 8 !) * ! > ' ! + ((+ ? T !	" 2 " 1 2 5 1 2 F 1 2 " 1 1 2 5 1 1 !!	
" K ! U ' + : !) * ! % ' %) (? ! / 7 ' / < + (+ / / / , % !	" 2 5 2 3 2 B !	

Abstract Workload Model

! " # % & ' () * \$	+, - . & \$	/, ' & " (0 \$
" ! # \$ % & ' (!) * ! & +, - ! & / . 0, !	" 12312412" 11 111!	D): > (/ *) E! < (' = - . > + & / - ? !
5! !6 7' (+8' ! & +, - ! & / . 0!, -9' !	" 12312412" 11!	
3! !6 7' (+8' !) 7' (+ / ! & (+: . ; ! < (' = - . > + & / - ? !	1 @ 21 @ B 21 @ 5 2! 1 @ B 21 @ A 21 @ C 2" @!	
F! !G > 8' (!6 H ! -: , > (\$. >): !E ' -8; >	1 ! !F!	G , > (\$. >): !! %-P!
4! !G > 8' (! % \$ / -: , > (\$. >): !E ' -8; >	1 ! !F!	
B! !G > 8' (! = - 7! -: , > (\$. >): !E ' -8; >	1 ! !F!	
K! !LM += ! -: , > (\$. >): !E ' -8; >	1 ! !F!	
A! !LM % \$ / -: , > (\$. >): !E ' -8; >	1 ! !F!	
C! !LM = - 7! -: , > (\$. >): !E ' -8; >	1 ! !F!	
" 1! !LM %) 7! -: , > (\$. >): !E ' -8; >	1 ! !F!	
" " ! !LM, N (> -: , > (\$. >): !E ' -8; >	1 ! !F!	
" 5! !H) += ! -: , > (\$. >): !E ' -8; >	1 ! !F!	
" 3! !O > (' ! -: , > (\$. >): !E ' -8; >	1 ! !F!	
" F! Q' 8-, > (! = ' < ' : = ' : . ? ! = -, >: . ' ! = -, > (- & \$ >): !R \$ % & ' (!) * !! :-, > (\$. >): , S!	" 252F2A2" 52" B2512 352FA2BF!	G , > (\$. >): ! / 7' / < + (+ / / / -, %!
12\$ 3" *, 4\$ () 6 & 7, 4 & 9 & (\$, ') * \$ 4', 6: 5" (& 1; \$ 8 * = & 5 & , * > \$)' > \$ & @ 3, 49 (" < , <) 4' 0 \$	\$ A B A C A D A E A F D A \$ E B \$ - \$, * > \$ 8 * = & \$	G, ', \$ F *, 4' 0 \$ M \$ J & J " (0 \$ 8 7 & 4 \$ 9, (, 4 8 4 5 J \$
1E\$ G, ', \$ H " ' 9 () - ' \$ - 8 J < & (\$ H \$) & (') - 5 \$ & H (& 1 & 5 & ' \$ \$ < &) - -) - . \$ H > & \$ ((, 0 K \$	1 A 1; A D; A B; A 1; ; A \$ D; ; \$	
1L\$ % & - \$ H & J " (0 \$ 8 7 & 4 9, (, 4 8 4 5 J \$	1 A D A F A E \$	


SYMPO Framework

- Automatically search for power viruses using an abstract workload model and machine learning



- GA: search heuristic to solve optimization problems
- Choose a random population, evaluate fitness, apply GA operators to generate next population
- Evolve until required fitness achieved


SYMPO Framework – Genetic Algorithm, IBM SNAP



- Individuals -> synthetic workloads,
- Fitness function -> power on the design under study
- Mutation rate, reproduction rate, crossover rate

Code Generation

- **Step 1:**
 - Fix the number of basic blocks in the synthetic




Code Generation

■ Step 1:

- Fix the number of basic blocks in the synthetic

■ Step 2: For each Basic Block

- Choose the instruction type for every instruction using the global Instruction mix



Code Generation

■ Step 1:


- Fix the number of basic blocks in the synthetic

■ Step 2: For each Basic Block

- Choose the instruction type for every instruction using the global Instruction mix

■ Step 3: Bind the basic blocks together using conditional jumps

- Group into pools & modulo operations



Code Generation

■ Step 1:

- Fix the number of basic blocks in the synthetic

■ Step 2: For each Basic Block


- Choose the instruction type for every instruction using the global Instruction mix

■ Step 3: Bind the basic blocks together using conditional jumps

- Group into pools & modulo operations

■ Step 4: For each instruction


- Find a producer instruction to assign a register dependency
- Not compatible? Move up/down



Code Generation

■ Step 5: Assign registers

- Destination registers – RoundRobin
- Source registers – based on dependency




Code Generation

■ Step 5: Assign registers

- Destination registers – RoundRobin
- Source registers – based on dependency

■ Step 6: Memory access model

- Ld/st access a set of 1-D arrays in a strided fashion
- Ld/St - group into pools, assign array, 1 address calc instruction
- Pointers - top of array at end of inner loop when required data foot print is touched



Code Generation

■ Step 5: Assign registers


- Destination registers – RoundRobin
- Source registers – based on dependency

■ Step 6: Memory access model


- Ld/st access a set of 1-D arrays in a strided fashion
- Ld/St - group into pools, assign array, 1 address calc instruction
- Pointers - top of array at end of inner loop when required data footprint is touched

■ Step 7: MLP model

- Load-Load dependencies
- For very infrequent highly bursty long latency loads, use 2 loops




Adaptable Scalable Futuristic Benchmark Proxies




- Generate Clones by setting knobs to appropriate values
- Adaptable
- Scalable
- Futuristic

Validation of the Search Space



Average error = 2.8 %



Average error = 14 %


Validation of SYMPO on Alpha ISA

- **Comparison for three different machine configurations using Wattch for the most aggressive clock gating with**
 - Mprime popularly called the torture test
 - Comparison with SPEC CPU2006
 - Previous stressmark approach by Joshi et al [HPCA '08]


	Config 1	Config 2	Config 3
ALU	8 Int, 4 FP	4 Int, 2 FP	2 Int, 1 FP
L1 Cache	64 KB, 4-way	32 KB, 4-way	16 KB, 2-way
L2 Cache	4 MB, 8-way	4 MB, 8-way	256 KB, 4-way
ROB / LSQ	256/128	128/64	16/8
Machine Width	8	4	2
Branch predictor	Hybrid 4 KB	Hybrid 4 KB	2-level
Mem access time	150 cycles	150 cycles	40 cycles

SYMPO Vs Mprime on Alpha ISA


Config 1 - 30% more than
MPrime, 15% more than
Joshi et al.'s virus




Config 2 - 8% more than
MPrime, 9% more than
Joshi et al.'s virus



Config 3 - 29% more than
MPrime, 24% more than
Joshi et al.'s virus



Comparison to SPEC CPU2006 on Alpha ISA



- **Comparison to SPEC CPU2006 on config3: 89.2 Watts compared to 111.79 Watts, where theoretical maximum is 220 Watts**

Validation of SYMPO on SPARC ISA

■ Comparison with

- Mprime popularly called the torture test
- Comparison with SPEC CPU2006
- For three different machine configurations


■ Virtutech Simics full system simulator with GEMS

- Detailed out-of-order processor model Opal with power models from Wattch for the most aggressive clock gating
- Detailed memory simulator Ruby and DRAMsim for DRAM


	Config 1	Config 2	Config 3
ALU	4 Int, 4 FP	3 Int, 2 FP	1 Int, 1 FP
L1 I- & D-Cache	64 KB, 256 MSHR	32 KB, 128 MSHR	16 KB, 64 MSHR
L1 Cache Latency	3 cycles	2 cycles	1 cycles
L2 Cache	4 MB, 128 MSHR	2 MB, 64 MSHR	512 KB, 32 MSHR
DRAM	8 GB	4 GB	2 GB
ROB	256 entries	128 entries	32 entries
Machine Width	8	4	2

SYMPO Vs Mprime on SPARC ISA


Config 1 - 14% more





Config 2 - 24% more




Config 3 - 41% more




Uniqueness of Viruses – SPARC Config. 1 and 3



Uniqueness of Viruses – Alpha Config. 2 and 3



Validation on Real Hardware



- **Our code generator was not equipped to generate code using CISC ISAs**
 - Microarchitecturally equivalent system for the instrumented AMD Phenom II system on GEMS
 - Generated power viruses on SPARC ISA and translated to x86 using LLVM infrastructure

Summary

- **Proposed the usage of SYMPO, a framework to automatically generate system level max-power viruses for a given machine configuration**
- **Validated SYMPO on SPARC, Alpha and x86 ISAs by comparing with Mprime and CPU2006 on full system simulator and real hardware**

	SPARC Config 1	SPARC Config 2	SPARC Config 3	Alpha Config 1	Alpha Config 2	Alpha Config 3	X86 hardware
SYMPO	89.8 W	48.95 W	37.68 W	19.86 W	52.70 W	111.8 W	72.5 W
MPrime	78.56 W	39.36 W	26.58 W	15.20 W	48.41 W	86.58 W	68.1 W
% increase	14.3 %	24.36 %	41.78 %	30.6 %	8.80%	29.1 %	6.46 %


Thank You!! Questions?

Laboratory for Computer Architecture
University of Texas at Austin




Back up Slides


Characterization of Other Industry-grade Power Viruses




(a) Instruction mix



(b) Instruction level parallelism




(c) Memory footprint




(d) Memory reuse distribution


Characterization of Other Industry-grade Power Viruses




(a) Branch predictability



(b) Register reuse distance distribution



(c) Stride distribution of memory reads



(d) Stride distribution of memory writes