Vivado Design Suite

Creating, Packaging Custom IP Tutorial

UG1119 (v2016.1) May 5, 2016





Revision History

The following table shows the revision history for this document.

Date	Version	Revision
05/05/2016	2016.1	Added Lab 4: Packaging IP located in a Trunk.





Table of Contents

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u> Send Feedback	3
Step 1: Create a New Vivado Project	42
Introduction	42
Lab 3: Packaging Legacy IP	42
Conclusion	41
Step 5: Validate the Custom IP	39
Step 4: Examine and Update the Packaged IP	35
Step 3: Package the IP Directory	33
Step 2: Create a New Vivado Project	31
Step 1: Examine the IP Directory	30
Introduction	30
Lab 2: Packaging a Specified Directory	30
Conclusion	29
Step 7: Validate the New IP	23
Step 6: Review and Package the IP	22
Step 5: Add a Product Guide to the IP	19
Step 4: Modify the IP Definition	17
Step 3: Package the IP	15
Step 2: Preparing Design Constraints	8
Step 1: Open the Vivado Project	7
Introduction	7
Lab 1: Packaging a Project	7
Locating Tutorial Design Files	6
Tutorial Design Description	6
Software Requirements	6
Introduction	5
Introduction to Creating and Packaging Custom IP	5
Revision History	2



Introduction to Creating and Packaging Custom IP

Step 2: Package a Library Core	45
Step 3: Package the GPIO IP	49
Step 4: Validate the New Custom IP	53
Conclusion	54
Lab 4: Packaging IP located in a Trunk	55
Introduction	55
Step 1: Examine the Repository Trunk Directory	55
Step 2: Create a New Vivado Project	56
Step 3: Package the Library Core	
Step 4: Package the IP	61
Step 5: Validate the IP	68
Conclusion	
Legal Notices	70
Please Read: Important Legal Notices	70





Introduction to Creating and Packaging Custom IP

Introduction

This tutorial takes you through the required steps to create and package a custom IP in the Vivado[®] Design Suite IP packager tool.

The Vivado Design Suite provides an IP-centric design flow that helps you quickly turn designs and algorithms into reusable IP. As shown in the following figure, the Vivado IP Catalog is a unified IP repository that provides the framework for the IP-centric design flow. This catalog consolidates IP from all sources including Xilinx[®] IP, third-party IP, and end-user designs targeted for reuse as IP into a single environment. The following figure provides a diagram of Vivado Design Suite IP design flow.




Figure 1: Vivado Design Suite IP Design Flow

www.xilinx.com



UG1119 (v2016.1) May 5, 2016



Ľ.

Introduction to Creating and Packaging Custom IP

The Vivado IP packager tool is a unique design reuse feature, which is based upon the IP-XACT standard. The IP packager tool provides you with the ability to package a design at any stage of the design flow and deploy the core as system-level IP.

See the *Vivado Design Suite User Guide: Creating and Packaging Custom IP* (UG1118) for more information about the Vivado IP packager.

VIDEO: You can also learn more about the creating and using IP cores in Vivado Design Suite by viewing the quick take videos: <u>Configuring and Managing Custom IP</u> and <u>Customizing</u> and <u>Instantiating IP</u>.

TRAINING: Xilinx provides training courses that can help you learn more about the concepts presented in this document. Use these links to explore related courses:

Essentials of FPGA Design

Embedded Systems Software

Software Requirements

See the *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* (UG973) for a complete list and description of the system and software requirements.

Tutorial Design Description

The small sample design used in this tutorial has a set of RTL design sources consisting of Verilog files, along with a PDF that describes how to add a document file to your IP.

Locating Tutorial Design Files

Download ug1119-vivado-creating-packaging-ip-design.zip, from the Reference Design Files on the Xilinx website.

Extract the zip file contents into any write-accessible location.





Lab 1: Packaging a Project

Introduction

In this lab, you define a new custom IP from an existing Vivado project, using the Create and Package IP wizard.

You start with an existing design project in the Vivado IDE, define identification information for the new IP, add documentation to support its use, and add the IP to the IP Catalog.

After packaging, you verify the new IP through synthesis in a separate design project.

The lab project contains Verilog source files for a simple UART interface.

Step 1: Open the Vivado Project

Launch Vivado.

On Linux:

- Change to the directory where the lab materials are stored: cd <Extract_Dir>/lab_1
- Launch the Vivado IDE: **vivado**

On Windows:

• Launch the Vivado Design Suite IDE:

Start > All Programs > Xilinx Design Tools > Vivado 2016.1> Vivado 2016.1

Or

Click the Vivado 2016.1 desktop icon to start the Vivado IDE

The Vivado IDE Getting Started page displays with links to open or create projects, and to view documentation. For either Windows or Linux, continue the lab from this point.

1. Click Open Project, and browse to: <Extract_Dir>/lab_1/my_simple_uart

Note: Your Vivado Design Suite installation might have a different name on the Start menu.

2. Select the my_simple_uart.xpr project and click OK.

The design loads, and you see the Vivado IDE in the default layout view, with the Project Summary information as shown in the following figure.





3 io 🕫 🖿 🖿 🗙 🕨	.ayout View Help ` 🍪 💥 ∑ 🌠 😬 Default Layou	- X & X @	Q- Search commands
			Rei
Flow Navigator ? «	Project Manager - my_simple_uart	[?
< ∑ ⊜	Sources ? _ D L ^a ×	D Project Summary X	? 🗆 ピ
Project Manager	🔍 🛣 😂 i 📾 🔂	Project Settings	Edi
Project Settings	Design Sources (1) Design Sources (1) Design Juart_top (uart_top.v) (2)	Project name: my_simple_uart	
Add Sources	B Gonstraints (1)	Project location: C:/Projects/Xilinx/lab_1	
Language Templates	Simulation Sources (1)	Product family: Kintex-7	
IP Catalog		Project part: <u>xc7k325tffq900-2</u>	
		Top module name: <u>uart top</u>	
IP Integrator		Target language: <u>VHDL</u>	
ở Create Block Design		Simulator language: <u>Mixed</u>	
P Open Block Design		Synthesis	Implementation
🍓 Generate Block Design		Status: Not started	Status: Not started
Simulation	Hierarchy Libraries Compile Order	Messages: No errors or warnings	Messages: No errors or warnings
🚳 Simulation Settings		Part: xc7k325tffg900-2	Part: xc7k325tffg900-2
(Run Simulation	Properties ? _ D L ^a ×	Strategy: <u>Vivado Synthesis Defaults</u>	Strategy: <u>Vivado Implementation Defaults</u>
-	← → 100 k		Incremental compile: None
RTL Analysis			
Elaboration Settings		DRC Violations	Timing
Open Elaborated Design			
Synthesis	Select an object to see properties	Run Implementation to see DRC results	Run Implementation to see timing results
Synthesis Settings	Select an object to see properties	Utilization	Power
Run Synthesis		Uchización	Power
Open Synthesized Design		Run Synthesis to see utilization results	Run Implementation to see power results
Implementation			1
Implementation Settings	Design Runs		? _ 🗆 🗳
Run Implementation	Name	Constraints Status WNS TNS WHS THS TP	WS Failed Routes LUT FF BRAM URAM DSF
Open Implemented Design	🔀 🖃 🔿 synth_1	constrs_1 Not started	
	impl_1	constrs_1 Not started	
Program and Debug			
Bitstream Settings			
🚵 Generate Bitstream		III	
🕨 📑 Open Hardware Manager	💭 Tcl Console 💭 Messages 🛛 🕄 L	og 🕒 Reports 🗊 Design Runs	

Figure 2: Project Default View Layout

Step 2: Preparing Design Constraints

The existing design includes timing constraints defined in an XDC file (uart_top.xdc). These constraints were defined for the UART design as a standalone design. However, when packaged as an IP, the design inherits some of the needed constraints from the parent design. In this case, you must modify the XDC file to separate constraints the IP requires when used in the context of a parent design, and the constraints the IP requires when used out-of-context (OOC) in a standalone capacity. This requires splitting the current XDC file.

You should prepare the design constraints prior to packaging the design for inclusion in the IP catalog; however, you can also perform these steps after packaging the IP.



IMPORTANT: The Vivado tools create a synthesized design checkpoint (DCP) as part of the default Out-of-Context (OOC) design flow for IP packaging and use.

To ensure that the packaged IP functions properly in the default Out-of-Context (OOC) design flow, the IP packaging must include a standalone XDC file to define all external clocking information for the IP.



8





Vivado synthesis uses the standalone XDC file in the OOC synthesis run to constrain the IP to the recommended clock frequency.

When used in the context of a top-level design, the parent XDC file provides the clock constraints and the standalone OOC XDC file is not needed.

For more information on the Out-Of-Context (OOC) design flow, and the use of the DCP file, see the *Vivado Design Suite User Guide: Designing with IP* (<u>UG896</u>).

TIP: Depending on the function and use of the packaged IP, you might need to adjust the design constraints to ensure proper scoping. For more information, See "Constraints Scoping" in the Vivado Design Suite User Guide: Using Constraints (<u>UG903</u>).

Analyze the Current Constraints Files

1. In the Hierarchy pane of the Sources window, open the target XDC file (uart_top.xdc) under the /Constraints folder.




Figure 3: File Contents of uart_top.xdc

There are two items to take note of in the XDC file, as seen in , above.

- create_clock constraints (Lines 1 and 2)
- set_max_delay constraint relying on the clock object period value (line 18).

Note: The line numbers referenced in Figure 3 might differ from the line numbers in your XDC file because the constraints were edited for easier viewing in this tutorial.

2. Examine all create_clock constraints prior to packaging the new IP definition.

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>

UG1119 (v2016.1) May 5, 2016



9

Lab 1: Packaging a Project



If the created clock is internal to the IP (GT), or if the IP contains an input buffer (IBUF), the create clock constraint should stay in the IP XDC file because it is needed to define local clocks.

In the next sub-step, you move clocks that are not internal, or local, to the IP from the IP XDC file to an OOC XDC file, because they are provided by the parent design.

For this example, you move the create_clock constraints on line 1 and 2 from the design XDC file to an OOC XDC file. When a user instantiates the IP you are packaging from the IP catalog into a design, the IP inherits the clock definitions from the parent design.

The set_max_delay constraint is also noteworthy in that it has a dependency on the PERIOD property of defined clocks, (get_clocks -of_objects). This dependency is affected by the order of processing of the constraints of the IP and top-level design.

By default, when IP customizations are instantiated into a design, the Vivado IDE processes the XDC files of an IP before the XDC files of the top-level design. This is known as EARLY processing, and is defined by the PROCESSING_ORDER property on the XDC file.

By default, the XDC files of the top-level design are marked for **NORMAL** processing. This means that the processing of XDC files for IP constraints happens before the top-level design constraints created by the user. However, in the case of the set_max_delay constraint, the dependency on the clock PERIOD will cause errors in processing the IP constraints early and defining the clock later.

3. To resolve this issue, you mark the XDC files of the UART IP for LATE processing.

TIP: Xilinx delivered IP with _clock appended to the XDC filename are all marked for LATE processing.

Creating an Out-Of-Context (OOC) XDC file

1. From the Flow Navigator, or from the File menu, select **Add Sources**, or select the **Add Sources** button **b**.

The Add Sources dialog box opens.

- 2. Select Add or Create Constraints, and click Next.
- 3. In the Add or Create Constraints dialog box, click the **Add an Existing or Create file** button 📩.





- 4. In the Create Constraints File dialog box, fill in the constraints file information, as shown in the following figure.
 - File type: **XDC**
 - o File name: uart_top_ooc.xdc
 - File location: <Local to Project>
- 5. Click OK.

🚴 Create Cons	traints File				
Create a new constraints file and add it to your project					
File type, name	and location				
File type:	🚯 XDC 🔻				
File name:	uart_top_ooc.xdc				
File location:	🛜 <local project="" to=""> 👻</local>				
	OK Cancel				

Figure 4: Create Constraints File Dialog Box

TIP: For Xilinx-delivered IP, the out-of-context XDC file has _ooc appended to the filename; however, it is the USED_IN property of the file that determines if it is an OOC XDC file, not the filename.


6. Click Finish to complete the Add Sources dialog box.


The Vivado tools create a new XDC file in the project and displays the file under the Constraints section in the Hierarchy pane of the Sources window.

You now move the create_clock constraints from the XDC file of the original design (uart top.xdc) into the OOC XDC file (uart top ooc.xdc).

- 7. In the Sources window, open the new OOC XDC file (uart_top_ooc.xdc) by double-clicking the file. The file is empty.
- 8. Cut and paste the create_clock constraints, from lines 1 and 2 of the IP XDC file (uart_top.xdc) into the empty OOC XDC file.

The OOC XDC file contains only the two create_clock constraints.







Σ	roject Summary 🗙 📳 uart_top.xdc 🗙 🚹 uart_top_ooc.xdc * 🗙	
	C:/Projects/my_simple_uart/my_simple_uart.srcs/constrs_1/new/uart_top_ooc.xdc	
_	create_clock -period 5.000 [get_ports rx_clk]	
6	create_clock -period 6.000 [get_ports tx_clk]	
CII.		
So		
i		
×		

Figure 5: OOC XDC

- 9. Select the **Save File** button 🖺 to save the updated contents of the OOC XDC file.
- 10. Check to be sure that the create clock commands are removed from the IP XDC file (uart top.xdc), and save the file.

The create clock constraints are not necessary because parent design defines the clocks. The IP XDC file should now only contain the constraints, as shown in the following figure. The OOC XDC file defines the clocks needed for standalone processing.

∑ Project Summary × 📴 uart_top.xdc × 📳 uart_top_ooc.xdc ×	2 ?	. ×	
C:/Data/ug939-design-files/lab_3/my_simple_uart/my_simple_uart.srcs/constrs_1/imports/constrs/uart_top.xdc			
1 set_multicycle_path -from [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \			*
2 -filter {IS_SEQUENTIAL}] -to [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \			
Image: Sequential of the sequence of the se			
4 set_multicycle_path -from [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \			
5 -filter {IS_SEQUENTIAL}] -to [get_cells "uart_rx_i0/uart_rx_ctl_i0/*" \			
7			
<pre>X 8 set_multicycle_path -from [get_cells "uart_tx_i0/uart_tx_ct1_i0/*" \</pre>			
<pre>// 9 -filter {IS_SEQUENTIAL}] -to [get_cells "uart_tx_i0/uart_tx_ctl_i0/*" \</pre>			
<pre>10 -filter {IS_SEQUENTIAL}] 90 11 set multicycle path -from [get cells "uart tx i0/uart tx ctl i0/*" \ 12 -filter {IS_SEQUENTIAL}] -to [get cells "uart tx i0/uart tx ctl i0/*" \</pre>			
<pre>11 set multicycle_path -irom [get_cells "uart_tx_10/uart_tx_ct1_10/*" \</pre>			
a 13 -filter {IS_SEQUENTIAL}] -hold 89			
15 set max delay -from [get cells uart rx i0/meta harden rxd i0/signal meta reg] \			
<pre> 16 -to [get_cells uart_rx_10/meta_harden_rxd_10/signal_dst_reg] \ 17 [get property PERIOD [get clocks -of objects [get ports rx clk]]] </pre>			
⊉			
			-
1		- b	
2	_		

Figure 6: Updated uart_top.xdc





11. Close the two open XDC files.

With the OOC and IP XDC files defined, you must set the USED_IN and PROCESSING_ORDER properties on the XDC files so that the Vivado Design Suite correctly processes the constraint files for the IP.

- 12. In the Hierarchy pane of the Sources window, select the OOC XDC file (uart_top_ooc.xdc) listed under the Constraints section.
- 13. Right-click the file, and select **Source File Properties**.
- 14. From the Source File Properties window, scroll down and select the USED_IN property value to open the **Make Selection** dialog box.
- 15. Select **out_of_context** in the unused values and select the Move right button (2), to add the value to the USED_IN property.

🚴 Make Selection		×
Unused values: 24	Selected values: 3 \downarrow_Z^A	
converted_rtl hls hw_handoff ipsharedlogic opt_design opt_design_post phys_opt_design_post vhys_opt_design_post		(†) (†) (†) (†)
	OK Cancel	

Figure 7: Make Selection Dialog Box

16. Optional: You can adjust the USED_IN property in the Tcl Console. To set the USED_IN property of the OOC XDC file to include the "out_of_context" using the following Tcl command:

set_property USED_IN {synthesis implementation out_of_context} \
[get_files uart_top_ooc.xdc]

17. When the USED_IN property includes the out_of_context setting, the XDC file is only used for synthesis or implementation in Out-of-Context runs (-mode out_of_context).



IMPORTANT: The USED_IN property for an OOC XDC file should be {synthesis implementation out_of_context}. If it is just out_of_context, it is not used during synthesis or implementation.



13



Setting the Processing Order for the IP XDC

- 1. In the Hierarchy pane of the Sources window, select the IP XDC file (uart_top.xdc) listed under the Constraints section.
- 2. Right-click the file, and select **Source File Properties** from the menu.
- 3. From the Source File Properties window, scroll down and change the **PROCESSING_ORDER** property value to **LATE**, as shown in the following figure.

Source	Source File Properties _ 🗆 🗠 🗡				
	← → 100 k				
🕒 uar	t_top.xdc				
۹(CLASS	file			
\mathbf{Z}	FILE_TYPE	XDC 👻			
	IMPORTED_FROM	C:/Projects/Xil			
	IS_AVAILABLE	1			
∎ ₂₆	IS_ENABLED				
+	IS_GENERATED				
	IS_GLOBAL_INCLUDE				
?	LIBRARY	<pre>xil_defaultlib</pre>			
	NAME	C:/Projects/Xil			
	NEEDS_REFRESH				
	PATH_MODE	RelativeFirst 🔹			
	PROCESSING_ORDER	NORMAL			
	SCOPED_TO_CELLS	EARLY			
	SCOPED_TO_REF	NORMAL			
	USED_IN	LATE			
	USED_IN_IMPLEMENTATION	\checkmark			
	USED_IN_SYNTHESIS				
Gene	General Properties				

Figure 8: Source File Properties

The property value can also be changed in the Tcl Console with the following Tcl command:

set_property PROCESSING_ORDER LATE [get_files uart_top.xdc]

After completing the above steps, the XDC files are correctly prepared for packaging and the OOC design flow.





Step 3: Package the IP

After setting up the design and supporting constraint files, the next step is to create and package the new IP Definition, and add it to the IP Catalog.

1. From the Tools menu, select the **Create and Package IP** command to open the Create and Package IP Wizard.

The Welcome window opens for the Create and Package New IP dialog box.

2. Click Next.

The Choose Create Peripheral or Package IP dialog box opens, as shown in the following figure.

Create and Package New IP				
Create Peripheral, Package IP or Package a Block Design				
Please select one of the following tasks.				
Packaging Options				
Package your current project Use the project as the source for creating a new IP Definition. Note: All sources to be packaged must be located at or below the specified directory.				
 Package a block design from the current project Choose a block design as the source for creating a new IP Definition. 				
 Package a specified directory Choose a directory as the source for creating a new IP Definition. 				
Create AXI4 Peripheral				
Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration design.				
? Einish Cancel				

Figure 9: Choose Create Peripheral or Package IP Window

- 3. Select the **Package your current project** option to use the current project as the source for creating the new IP Definition.
- 4. Select Next.





The Package Your Current Project dialog box opens, as shown in the following figure.

Create and Package New IP
Package Your Current Project
Select the directory where the IP Definition will be created and the associated options for packaging the current project.
IP location: C:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs
Packaging IP in the project
Include .xci files
Include IP generated files
< <u>Back</u> <u>N</u> ext > Einish Cancel

Figure 10: Package Current Project

5. Click Next to accept the defaults.

The New IP Creation dialog box, as shown in the following figure, opens with a summary of the information the wizard will automatically gather from the project.



Figure 11: Begin IP Creation

6. Click Finish.





After the wizard completes, the Vivado IDE initially packages the current project as an IP for inclusion in the IP repository, and the Package IP dialog box opens to report success.

7. Click OK.

The Package IP window opens and displays the basic IP package in a staging area for editing and repackaging, as seen in the following figure.

∑ Project Summary 🗙 👙 Package IP - uart_top 🗙 🗆 🗠 ×					
Packaging Steps			?		
✓ Identification	Vendor:	xilinx.com	8		
✓ Compatibility	Library:	user	8		
✓ File Groups	Name:	uart_top	8		
 Customization Parameters 	Version:	1.0	8		
() Ports and Interfaces	Display name:	uart_top_v1_0	8		
Addressing and Memory	Description:	uart_top_v1_0	8		
✓ Customization GUI	Vendor display name:				
Review and Package	Company url:				
	Root directory:	c:/Projects/Xilinx/lab_1/my_simple_uart.srcs			
	Xml file name:	c:/Projects/Xilinx/lab_1/my_simple_uart.srcs/component.xm	h		
	Categories				
	↓ /UserIP ↓				

Figure 12: Editing the Default IP Definition

Step 4: Modify the IP Definition

The Package IP window shows the current IP identification information, including Vendor, Library, Name, and Version (VLNV) attributes of the newly packaged IP.

- 1. In the Package IP window, select the **Identification pane** in the left side panel, and fill in the right side with the following information:
 - Vendor: my_company
 - Library: user
 - Name: my_simple_uart
 - Display name: My Simple UART

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>

UG1119 (v2016.1) May 5, 2016





- **Version**: 1.0
- **Description:** My simple example UART interface
- Vendor display name: My Company
- Company url: http://www.my_company_name.com
- 2. For the **Categories** option, select the Add button **t** to open the Choose IP Categories dialog box, as shown in the following figure.

🅕 IP Categories	— ×	
Choose or create an IP category.	4	
Basic Elements Communication & Networking Error Correction Basic Elements Communication & Networking Error Correction Wodulation Networking Berlal Interfaces Debug & Verification Digital Signal Processing Embedded Processing Embedded Processing Berlal Reconfiguration Partial Reconfiguration Standard Bus Interfaces Storage, NAS and SAN UserIP Video & Image Processing		
	OK Cancel	

Figure 13: Choose IP Categories

The Choose IP Categories dialog box lets you select various appropriate categories to help classify the new IP definition. When you add the IP definition to the IP Catalog, the IP lists under the specified categories.

- 3. Select the **Serial Interfaces** box under **Communications & Networking** because the IP is a UART interface.
- 4. Click **OK**.





Step 5: Add a Product Guide to the IP

1. On the left side of the Package IP window, select the **File Groups** item to display the File Groups panel on the right side.

The File Groups pane provides a listing of the files to be packaged as part of the IP.

Packaging Steps	< Fib	e Groups					
🗸 Identification	9	Name	Library Name	Туре	Is Include	File Group Name	Model Nam
🗸 Compatibility		🖃 🗁 Standard 🖨 🍞 Synthesis (9)					uart_top
🗸 File Groups		constrs_1/imports/constrs/uart_top.xdc constrs_1/new/uart_top_ooc.xdc		xdc xdc		xilinx_anylanguagesynthesis xilinx_anylanguagesynthesis	
Customization Parameters		- we sources_1/imports/src/uart_tx_ctl.v - we sources_1/imports/src/uart_rx_ctl.v		verilogSource verilogSource		xilinx_anylanguagesynthesis xilinx_anylanguagesynthesis	
Ports and Interfaces		sources_1/imports/src/uart_baud_gen.v we sources_1/imports/src/uart_baud_gen.v we sources_1/imports/src/meta_harden.v		verilogSource verilogSource		xilinx_anylanguagesynthesis xilinx_anylanguagesynthesis	
Addressing and Memory		weight sources_1/imports/src/uart_tx.v		verilogSource		xilinx_anylanguagesynthesis	
Customization GUI		We sources_1/imports/src/uart_rx.v We sources_1/imports/src/uart_top.v		verilogSource verilogSource		xilinx_anylanguagesynthesis xilinx_anylanguagesynthesis	
Review and Package	-	Simulation (7) Sources_1/imports/src/uart_tx_ctl.v		verilogSource		xilinx_anylanguagebehavioralsimulation	uart_top
		<pre>we sources_1/imports/src/uart_rx_ctl.v we sources_1/imports/src/uart_baud_gen.v</pre>		verilogSource verilogSource		xilinx_anylanguagebehavioralsimulation xilinx_anylanguagebehavioralsimulation	
		<pre>we sources_1/imports/src/meta_harden.v we sources_1/imports/src/uart_tx.v </pre>		verilogSource verilogSource		xilinx_anylanguagebehavioralsimulation xilinx_anylanguagebehavioralsimulation	
		sources_1/imports/src/uart_rx.v sources_1/imports/src/uart_top.v		verilogSource verilogSource		xilinx_anylanguagebehavioralsimulation xilinx_anylanguagebehavioralsimulation	
		Advanced So UI Layout (1)					
		🔤 🖳 xgui/uart_top_v1_0.tcl		tclSource		xilinx_xpgui	

Figure 14: File Groups

2. Open the Messages window, and review the IP Packager messages as seen in the following figure.




Figure 15: IP Packager Messages

The IP Packager messages inform you of the state of the IP. The File Groups Wizard message indicates that the IP definition does not include any documentation.

The Customization Parameters Wizard informs you that specific parameters of the IP do not have range values.

As INFO messages, these are quick checks of the IP definition that do not prevent you from moving forward if you choose. However, in the next step you add the product guide to the IP definition.





The Ports and Interfaces wizard has warnings related to the inferred single-bit clock interfaces inferred by the IP Packager for missing ASSOCIATED_BUSIF parameters. These parameters are required for AXI interfaces in the Vivado IP integrator, but you can ignore them for this exercise.

- 3. In the Package IP window, right-click in the File Groups pane, and select Add File Group.
- 4. In the Add IP File Group dialog box, select **Product Guide** from the Standard File Groups section, as shown in the following figure.

🔥 Add File Group	23
Select File Group(s) to add.	4
🔍 File Group	
Standard Synthesis Simulation 	4 III •
Description	
Product Guide The IP documentation URL which previously consisted of separate readme, datasheet, user guide and other collateral disk files.	
ОК	Tancel

Figure 16: Add IP File Group – Product Guide

5. Click **OK**.

The IP File Groups pane now updates with the Product Guide group in the list. There is a 0 next to the Product Guide name because there are no files added to the newly created group.

Note: A critical warning opens when you add the Product Guide file group, noting that the file group is empty.

- 5. Right-click the **Product Guide** file group, and select **Add Files**.
- 6. In the opened Add IP Files (Product Guide) dialog box, click Add Files.
- 7. Browse to <Extract_Dir>/lab_1/my_simple_uart/docs, and select All Files in the Files of type: entry line.
- 8. Select my_simple_uart_product_guide.pdf, and click OK.



9. In the Add IP Files (Product Guide) dialog box, shown in the following figure, ensure that Copy sources into project is selected.

The option ensures that the file is imported in the project sources directory, and not remotely referenced by the IP packager.

<u>)</u> 	Add IP Fil	es (Product Guide)			X
Sele	ect files to	add to file group.Product Guide			2
	Index	Name	Library	Location	
6	1	my_simple_uart_product_guide.pdf	N/A	C:/Projects/Xilinx/lab_1/my_simple_uart/docs	1
					+
		Add Files	d Director	ies Create File	
	Scan and	add RTL include files into project			
V	Copy <u>s</u> ou	rces into project			
\checkmark	Add sour	ces from subdirectories			
				OK	cel

Figure 17: Add Product Guide

10. Click **OK**.

The IP Packager adds the PDF file of the Product Guide to the files defined as part of the IP, and resolves the Critical Warning.





Step 6: Review and Package the IP

The custom IP was initially packaged at the end of the Create and Package IP wizard, but because changes were made in the Package IP window, the custom IP must be re-packaged for the changes to take effect.

1. On the left side of the Package IP window, select the **Review and Package** panel.

The Review and Package pane provides a summary of the IP being packaged, as shown in the following figure.

🔀 Project Summary 🗙 💲 Package	IP - uart_top X	
Packaging Steps 🛛 🐇	Review and Package	?
✓ Identification	2 warnings 3 info messages	
✓ Compatibility	Summary	
✔ File Groups	Display name: My Simple UART Description: My simple example UART interface	
 Customization Parameters 	Root directory: c:/Projects/Xilinx/lab_1/my_simple_uart.srcs	
() Ports and Interfaces		
Addressing and Memory	After Packaging	
 Customization GUI 		
Review and Package	 An archive will not be generated. Use the settings link below to change your preference IP will be made available in the catalog using the repository - c:/Projects/Xilinx/lab_1/my_simple_u 	art.srcs
	edit packaging settings	
	Package IP	

Figure 18: Review and Package IP

With default settings of the current project, Vivado does not generate an archive for this IP after packaging. This is reflected in the **After Packaging** section of the Review and Package pane of the Package IP window.

- 2. Make a note of the location of the IP repository in the After Packaging section. This is necessary to validate the custom IP in the next step.
- 3. In the Package IP window, click **Package IP** to package the current project and add it to the IP Catalog.
- 4. After the packaging process completes, close the Vivado project.





Step 7: Validate the New IP

With the new custom IP definition packaged and added to the IP Catalog, you can validate that the IP works as expected when added to designs. To validate the IP, add a new customization of the UART IP to a project, and synthesize the design.

1. From the Vivado IDE Getting Started page, select **Manage IP > New IP Location** to create a new project.





Figure 19: New Manage IP Project

TIP: You can use either an RTL project or a Manage IP project to validate IP.

- 2. Click **Next** in the New IP Location dialog box.
- 3. In the Manage IP Settings dialog box, set the following options as they appear in Figure 20.
 - Part: xc7k325tffg900-2 •
 - Target language: Verilog
 - Target Simulator: Vivado Simulator •
 - Simulator Language: Mixed •
 - **IP Location:** <Extract_Dir>/lab_1 ٠





🚴 New IP Location 🛛 🔀					
Manage IP Settings Set options for creating and generating IP.					
Part:					
Target language:	Verilog 🔹				
Target simulator:	Vivado Simulator 👻				
Simulator language:	Mixed 👻				
IP location:	C:/Projects/Xilinx/lab_1				
< <u>B</u> ack <u>N</u> ext > <u>Finish</u> Cancel					

Figure 20: Manage IP Settings

4. Click **Finish** to create the Manage IP project.

A new Manage IP project opens in the Vivado IDE. The IP Catalog opens automatically in a Manage IP project; however, the IP Catalog does not contain the repository used to package the custom UART IP.

You now add the IP repository to the IP Catalog.

5. In the IP Catalog window, right-click and select **IP Settings**.

The **Tools > Project Settings > IP dialog** box opens.

- 6. In the Repository Manager tab, click the **Add Repository** button to open the IP Repositories Dialog Box.
- 7. In the IP Repositories dialog box, **browse** to and **select** the following location:

<Extract_Dir>/lab_1/my_simple_uart/my_simple_uart.srcs





5. Click **Select** to add the selected repository, as shown in the following figure.

🍌 Project Settings	
Seneral	IP General Repository Manager Packager (i) Add directories to the list of repositories. You may then add additional IP to a selected repository. If an IP is disabled then a tool-tip will alert you to the reason. IP Repositories
Simulation Elaboration	<pre>c:/Projects/Xilinx/lab_1/my_simple_uart.srcs (Project)</pre>
?	Refresh All OK Cancel Apply

Figure 21: Manage IP Repository

As seen in the previous figure, the added location displays in the **IP Repositories** section, and any packaged IP found in the repositories displays under the **IP in Selected Repository**. The **My Simple UART** IP definition that you packaged in Step 3: Package the IP Directory is listed.

6. Click **OK** to add the IP repository to the IP Catalog and close the dialog box.



TIP: To define a custom IP repository for use across multiple design projects you can use the **Tools > Options** command in the Vivado IDE to set the Default IP Repository Search Paths under the General options. The default IP repository search path is stored in the vivado.ini file, and added to new projects using the IP_REPO_PATHS property for the current_fileset:

```
set_property IP_REPO_PATHS {...} [current_fileset]
```

the Vivado Properties Reference Guide (UG912) for more information.

8. In the search field at the top of the **IP Catalog**, type **UART**.

The My Simple UART is reported under the /UserIP and Serial Interfaces categories that it was previously assigned to during packaging.

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>

UG1119 (v2016.1) May 5, 2016



₽	IP Catalog X				o e ×
₽	Search: Q- UART 🛞	(4 matches)			
Z	Name ^ 1	AXI4	Status	License	VLNV
a	. User Repository (c:/Projects/Xilinx/lab_1/my	_simple_uart/my_simple_uar	rt.srcs)		
-	😑 🗁 Communication & Networking				
1	🖻 🗁 Serial Interfaces				
	My Simple UART		Production	Included	my_compan
	😑 🗁 UserIP				
<u>I</u>	🛄 📭 My Simple UART		Production	Included	my_compan
8	🖃 🗁 Vivado Repository				
\diamond	🖻 🗁 Embedded Processing				
	🖻 🗁 AXI Peripheral				
<u>o</u>	🖻 🗁 Low Speed Peripheral				
6		AXI4	Production	Included	xilinx.com:ip
*9	🛄 📴 AXI Uartlite	AXI4	Production	Included	xilinx.com:ip
60 E					

Figure 22: Search IP Catalog for UART

Note: This IP Catalog view shows when the Taxonomy and the Repository options are selected for Grouping the IP. See the Vivado Design Suite: Creating and Packaging Custom IP (UG1118) for more information about IP Groups.

- 9. Select the My Simple UART by clicking it under either the /UserIP or /Serial Interfaces category.
- 10. Examine the Details pane of the IP Catalog window, as shown in the following figure.

Notice the details match the information provided when you packaged the IP.


Details	
Name:	My Simple UART
Version:	1.0 (Rev. 1)
Description:	My simple example UART interface
Status:	Production
License:	Included
Vendor:	My Company
VLNV:	my_company:user:my_simple_uart:1.0
Repository:	c:/Projects/Xilinx/lab_1/my_simple_uart/my_simple_uart.srcs

Figure 23: My Simple UART - Details

11. In the IP Catalog, double-click **My Simple UART** to open the Customize IP dialog box, shown in the following figure.



26





🖵 Customize IP	×
My Simple UART (1.0)	è
🍘 Documentation 📄 IP Location 🗔 Switch to	o Defaults
Show disabled ports	Component Name my_simple_uart_0 📀
<pre>-rx_clk frm_err -rx_i rx_data[7:0] -rx_rst rx_i_sync -bx_clk rx_rdy -bx_ready_i bx_o -bx_rst bx_cts</pre>	Baud Rate 115200
	OK Cancel

Figure 24: Customize IP – My Simple UART

- 12. Optionally: In the **Customize IP** dialog box, click **Documentation** and open the **Product Guide**.
- 13. Click **OK**, accepting the default Component Name and other options.

The Vivado packager adds the customized IP to the current project, and displays the IP in the IP Sources window.





The Generate Output Products dialog box opens, as shown in the following figure.

A Generate Output Products
The following output products will be generated.
Preview
 Instantiation Template Synthesized Checkpoint (.dcp) Behavioral Simulation
Synthesis Options
🔘 <u>G</u> lobal
Out of context per IP
Run Settings
Number of jobs: 2 🔻
Apply Generate Skip

Figure 25: Generate Output Products

14. Click Generate.

This generates the various files required for this IP in the current Manage IP project, and launches an out-of-context (OOC) synthesis run for the IP, which creates a design checkpoint (DCP) file.

Recall this OOC synthesis run uses the OOC XDC file that defines the necessary clocks for the standalone IP.

The Generate Output Products dialog box re-opens to report the output products were generated successfully.

16. Click **OK**.

17. Examine the IP Sources window and the various design and simulation source files that are added to the project.





Lab 1: Packaging a Project

18. In the Design Runs window, shown in the following figure, verify that the Out-Of-Context synthesis run was successful.




Figure 26: Validate IP in Managed IP Project

Conclusion

In this Lab, you did the following:

- Used the Create and Package IP wizard to create a custom IP definition for the tutorial project, my_simple_uart.
- Setup the XDC files to support the processing order requirements as well as Out-Of-Context synthesis.
- Validated the packaged IP by creating a Managed IP project, and then adding the new IP repository to the IP Catalog.
- Created a customization of the IP, and generated a DCP of the IP to validate that the IP definition was complete and included all the necessary files to support using the IP in other designs.



29



Lab 2: Packaging a Specified Directory

Introduction

In this lab, you will create a new Vivado project and package a custom IP from a specified directory.

You start with an IP repository directory and create a new Vivado project. In the Vivado project, you package the custom IP in the repository using the Create and Package Wizard, define the identification information, and verify the packaged files.

After packaging, you validate the IP was created successfully by completing Synthesis in the created Vivado project.

The lab project contains source files for a non-working version of the Wave Generator example design.

Step 1: Examine the IP Directory

1. Examine the <Extract Dir>/lab_2/custom ip_repo/wave_gen_v1_0 location.

This directory contains the custom IP files required for packaging the IP. Notice the three directories are created, as shown in the following figure:

- o doc: Directory contains the documentation related to the custom IP.
- o src: Directory contains the synthesis and simulation sources for the custom IP.
- o tb: Directory contains the testbench for the custom IP.




Figure 27: Lab 2 Directory Structure

The directory containing the custom IP should be organized to ensure proper packaging.



30

UG1119 (v2016.1) May 5, 2016



When specifying a directory for packaging, there are inference rules that assist in packaging the IP correctly. For more information, see the *Vivado Design Suite: Creating and Packaging Custom IP* (UG1118).

Examine the files in each of the directories for more information about the custom IP.

Step 2: Create a New Vivado Project

Launch Vivado

Launch Vivado.

On Linux:

- Change to the directory where the lab materials are stored: cd <Extract_Dir>/lab_2
- Launch the Vivado IDE: **vivado**

On Windows:

Launch the Vivado Design Suite IDE:
 Start > All Programs > Xilinx Design Tools > Vivado 2016.x > Vivado 2016.x

Or

o Click the Vivado 2016.x desktop icon to start the Vivado IDE.

The Vivado IDE Getting Started page displays with links to open or create projects, and to view documentation. For either Windows or Linux, continue the lab from this point.

Create a New Project

1. From the Vivado IDE Getting Started page, select **Create New Project** to create an empty Vivado project.

A new or existing project is required to creating and packaging a custom IP. The project information is used for populating certain fields in the Package IP window.

2. Click **Next** at the New Project wizard dialog box.





Lab 2: Packaging a Specified Directory

- 3. In the Project Name page, as shown in the following figure, set the following options for the project location:
 - o **Project name**: project lab2
 - o Project location: <Extract Dir>/lab 2

🚴 New Project	t	8
Project Name		
Enter a name data files will	e for your project and specify a directory where the project be stored.	
<u>P</u> roject name:	project_lab2	8
Project location:	C:/Projects/Xilinx/lab_2	
V Create proje	ct subdirectory	
Project will be cr	eated at: C:/Projects/Xilinx/lab_2/project_lab2	
	< <u>B</u> ack <u>N</u> ext > Einish	Cancel

Figure 28: New Project – Project Name

- 4. Click Next.
- 5. Select RTL Project as the **Project Type** and **Do not specify sources at this time**.
- 6. Click **Next**.
- 7. In the Default Part dialog box, select the **xc7k70tfbg484-2** part, and click **Next**.

🚴 New Project									×
Default Part Choose a default X	ilinx par	t or board fo	or your projec	t. This can b	e changed later				
Select: 💊 Parts 📓 🏾 Filter	Boards								
Product category:	All			Package:	All		-		
<u>F</u> amily:	All	All			Spee <u>d</u> grade:	All			-
Sub-Family:	All			<u>T</u> emp grade:	All		-		
					Si Revision:	All			-
			[Reset All F	Filters				
Search: Q-xc7k70tft	og484-2		8	(2 matches)				
Part		I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	DSPs	Gb Transceivers	GT Tr
📎 xc7k70tfbg484-2		484	285	41000	82000	135	240	4	4
xc7k70tfbg484-2L		484	285	41000	82000	135	240	4	4
•	111								Þ
					< <u>B</u> ac	k <u>N</u> e:	xt > Eir	nish Canc	el

Figure 29: New Project – Default Part





- 8. For this lab, you select a Kintex[®]-7 device. This device family is used for the initial compatibility of the custom IP.
- 9. Click **Finish** to close the New Project Summary page, and create the project.

The Vivado IDE opens project_lab2, with the default layout.

Step 3: Package the IP Directory

After creating the new empty project, the next step is to create and package the custom IP directory.

- 1. From the Tools menu, select **Create and Package IP** to open the Create and Package IP Wizard.
- 2. Click **Next** at the Welcome screen for the Create and Package New IP dialog box, shown in the following figure.
- 3. In the Create Peripheral, Package IP, or Package a Block Design dialog box, select Package a specified directory, and click Next.

👃 Create and Package New IP
Create Peripheral, Package IP or Package a Block Design
Please select one of the following tasks.
Packaging Options
Package your current project
Use the project as the source for creating a new IP Definition. Note: All sources to be packaged must be located at or below the specified directory.
 Package a block design from the current project Choose a block design as the source for creating a new IP Definition.
Package a specified directory Choose a directory as the source for creating a new IP Definition.
Create AXI4 Peripheral
Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration design.
< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel

Figure 30: Create Peripheral, Package IP or Package a Block Design

4. Set Directory to <Extract Dir>/lab2/custom ip repo/wave gen v1 0, as shown in the following figure.

Creating, Packaging Custom IP Tutorial www.xilinx.com





🚴 Create and Package New IP	8
Package a Specified Directory	
Select the directory where sources to be packaged are located.	
Directory: C:/Projects/Xilinx/lab_2/custom_ip_repo/wave_gen_v1_0 Package as a library core	3
< <u>Back</u> <u>Next</u> > <u>Finish</u>	Cancel

Figure 31: Package a Specified Directory

- 5. Click Next.
- 6. On the Edit in IP Packager Project Name page, leave the default locations, and click **Next**.

When packaging a specified directory, the custom IP is packaged through an edit IP project. The default options create an edit IP project in the project temporary location. The edit IP project can be saved for future editing, but a new edit IP project can always be created later.

7. Click Finish.

An edit IP project opens in a new Vivado window with the Package IP window opened. The Package IP window displays the basic IP package in a staging area for editing and repackaging.

8. Leave project_lab2 open during this process.







Step 4: Examine and Update the Packaged IP

The edit IP project is created as a standard RTL project with the directory sources included. The Package IP window shows the current IP identification information.

∑ Project Summary × ♦ Package	IP - wave_gen ×	ロピ×				
Packaging Steps		?				
✓ Identification	Vendor:	xilinx.com 8				
✓ Compatibility	Library:	user				
✓ File Groups	Name:	wave_gen 🙁				
 Customization Parameters 	Version:	1.0				
 Ports and Interfaces 	Display name:	wave_gen_v1_0				
Addressing and Memory	Description:	wave_gen_v1_0				
✓ Customization GUI	Vendor display name:					
	Company url:					
Review and Package	Root directory:	c:/projects/xilinx/lab_2/custom_ip_repo/wave_gen_v1_0				
	Xml file name:	c:/projects/xilinx/lab_2/custom_ip_repo/wave_gen_v1_0/component.xml				
	Categories					
	+ /UserIP					
	-					
	↑ ↓					

Figure 32: Package IP

Update the IP Identification

- 1. In the Identification page, set the following options:
 - Vendor: my_company
 - Name: wave_gen_tutorial
 - Display name: Wave Generator Tutorial
 - Description: UG1119 Tutorial Lab #2 Wave Generator tutorial design
 - Vendor display name: My Company
 - Company url: http://www.my_company_name.com
- 2. In the Categories section, click the Add button 🕇 to add a new category.
- 3. In the **IP Categories** dialog box, click the Add button 📩 to add a custom category.

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u> UG1119 (v2016.1) May 5, 2016





4. In the Add IP Category dialog box, shown in the following figure, set the option to **My Company** and click **OK**.

🚴 Add IP Category	8
Provide a new name for the IP Category to be addedCategory must start with an alphabet and subsequent levels should be denoted by a '/'. Eg:/Example/Category	4
Name: My Company	© Cancel

Figure 33: Add IP Category

5. Click **OK** to close the Add IP Categories dialog box.

Examine the IP File Groups

The File Groups page provides a listing of the files to be packaged as part of the custom IP.

1. Examine the files packaged as part of the custom IP to understand how the IP directory correlates to the File Groups.

Package IP - wave_gen ×						۵Ŀ×	
Packaging Steps «	File Groups ?						
✓ Identification	Name	Library Name	Туре	Is Include	File Group Name	Model Name	
 Compatibility 	😫 🕀 🔂 Synthesis (26)					wave_gen wave_gen	
✓ File Groups	Advanced						
 Customization Parameters 	UI Layout (1)						
 Ports and Interfaces 							
Addressing and Memory							
 Customization GUI 							
Review and Package							

Figure 34: Package IP – File Groups

- 2. In the Packaging Steps toolbar, select the **File Groups** page.
- 3. Expand the file group folders as shown in the following figure.

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>

UG1119 (v2016.1) May 5, 2016



	ame	Library Name Type		Is Include	File Group Name	Model Name
5 🕀	🖻 Standard					
a	🗇 🔂 Synthesis (26)					wave_gen
	src/wave_gen_pins.xdc		xdc		xilinx_anylanguagesynthesis	
	src/wave_gen_timing.xdc		xdc		xilinx_anylanguagesynthesis	
*	👓 🥺 src/meta_harden.v		verilogSource		xilinx_anylanguagesynthesis	
	👓 🕺 src/clk_core.v		verilogSource		xilinx_anylanguagesynthesis	
۵	👓 🕺 src/clk_div.v		verilogSource		xilinx_anylanguagesynthesis	
	👓 🕺 src/clogb2.vh		verilogSource	v	xilinx_anylanguagesynthesis	
	src/debouncer.v		verilogSource		xilinx_anylanguagesynthesis	
	👓 🥺 src/out_ddr_flop.v		verilogSource		xilinx_anylanguagesynthesis	
	src/reset_bridge.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🐨 src/to_bcd.v		verilogSource		xilinx_anylanguagesynthesis	
	src/uart_baud_gen.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🐨 src/uart_rx_ctl.v		verilogSource		xilinx_anylanguagesynthesis	
	src/uart_tx_ctl.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🥺 src/char_fifo.v		verilogSource		xilinx_anylanguagesynthesis	
	src/clkx_bus.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🥺 src/clk_gen.v		verilogSource		xilinx_anylanguagesynthesis	
	src/cmd_parse.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🐨 src/dac_spi.v		verilogSource		xilinx_anylanguagesynthesis	
	···· 🐨 src/lb_ctl.v		verilogSource		xilinx_anylanguagesynthesis	
	src/resp_gen.v		verilogSource		xilinx_anylanguagesynthesis	
	src/rst_gen.v		verilogSource		xilinx_anylanguagesynthesis	
	src/samp_gen.v		verilogSource		xilinx_anylanguagesynthesis	
	src/samp_ram.v		verilogSource		xilinx_anylanguagesynthesis	
	🐨 🥶 src/uart_rx.v		verilogSource		xilinx_anylanguagesynthesis	

Figure 35: Package IP – File Groups Expanded

The File Groups page is the listing of the files for the custom IP. The file groups for the custom IP match with directory structure of the IP directory.

The synthesis and simulation file groups contain the HDL files associated with the /src directory. The synthesis file group contains two additional files from the /src directory, the XDC files.

The Product Guide file group is populated with the PDF from the /doc directory and the Testbench file group is populated with the /tb directory.

4. Notice that the testbenches are located within its own file group and not in the Simulation file group.



Repackage the IP

Lab 2: Packaging a Specified Directory

The custom IP was packaged at the end of the Create and Package IP wizard. Because changes occurred in the Package IP window, the custom IP must be repackaged for the changes to take effect.

1. In the Packaging Steps toolbar, select the **Review and Package** page.





Figure 36: Review and Package

- 2. Click the Package IP button to repackage the IP.
- 3. After the packaging process completes, close the Vivado edit IP project.







Step 5: Validate the Custom IP

With the new custom IP packaged, the next step is to verify the repository in the IP Catalog and validate the generation of the custom IP. You can use the project_lab2 created in the earlier steps to validate the IP.

Check the IP Repository Project Settings

The project that packaged the specified directory has the IP repository path in the project repository manager. You can validate the IP repository in the project settings at this time.

- 1. In Flow Navigator > Project Manager, select Project Settings.
- 2. In the Project Settings dialog box, select IP in the sidebar.
- 3. In the Repository Manager tab, check the existence of the IP repository <Extract_Dir>/lab_2/custom_ip_repo/wave_gen_v1_0.

The Wave Generator Tutorial IP shows in the IP in Selected Repository list.




Figure 37: IP Project Settings

Note: Vivado selects the IP directory location as the repository. You can select the parent repository directory and Vivado traverses the subdirectories for packaged IP.

Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>

UG1119 (v2016.1) May 5, 2016



39



4. Click **OK** to close the Project Settings dialog box.

Customize the IP

- 1. In Flow Navigator > Project Manager, select IP Catalog.
- 2. In the search field at the top of the IP Catalog, type **Wave Generator**.

FIP Catalog	×				□ Ľ			
Search: Q-	Wave Generator		8 (2 matches)				
Name	▲ 1	AXI4	Status	License	VLNV			
B i i i i i i i i i i i i i i i i i i i	epository (c:/projects/xili Company	nx/lab_	2/custom_ip	_repo/wave_	gen_v1_0)			
🛛 📄 🕞 Vser	/ave Generator Tutorial		Production	Included	my_company:user:wave_gen_tutorial:1.0			
	/ave Generator Tutorial		Production	Included	my_company:user:wave_gen_tutorial:1.0			
Details Name:	Wave Generator Tut	orial						
Version: Description:								
Description:	Description: UG1119 Tutorial Lab #2 - Wave Generator tutorial design							
Status: <u>Production</u>								
License:	Included							
Vendor:	My Company							
VLNV:	my_company:user:wave_gen_tutorial:1.0							
Repository:	Repository: c:/projects/xilinx/lab_2/custom_ip_repo/wave_gen_v1_0							

Figure 38: IP Catalog

The Wave Generator Tutorial IP is reported under the **UserIP** category as well as the custom category **My Company** that was created during packaging.

Note: This IP Catalog view shows when the Taxonomy and the Repository options are selected for Grouping the IP. See the Vivado Design Suite: Creating and Packaging Custom IP (UG1118) for more information about IP Groups.





3. Right-click the Wave Generator Tutorial IP and select Customize IP.

The following figure shows the Wave Generator Tutorial IP view.

🗜 Customize IP	×				
Wave Generator Tutorial (1.0)					
🍘 Documentation 늖 IP Location 🧔 Switch to Defaults					
Show disabled ports	Component Name wave_gen_tutorial_0 📀				
<pre>clk_pin_p txd_pin - clk_pin_n spi_clk_pin - clk_pin_n spi_mosi_pin - rst_pin dac_cs_n_pin - rxd_pin dac_clr_n_pin - lb_sel_pin led_pins[7:0] - </pre>	Baud Rate 115200 Clock Rate Rx 200000000 Clock Rate Tx 166667000 Nsamp Wid 10 Pw 3				
	OK Cancel				

Figure 39: Customize IP – Wave Generator Tutorial

- 4. Click **OK** to accept the default configuration options.
- 5. In the Generate Output Products dialog box, select Generate.

This generates the various files required for this IP in the current Manage IP project, and launches an Out-Of-Context synthesis run for the IP to create a DCP. The Generate Output Products dialog reopens to report the output products were generated successfully.

Conclusion

You have successfully created the Wave Generator Tutorial IP by packaging a specified directory. Close the project and exit the Vivado tool. You cannot continue further with this design because it will not complete implementation. In this lab, you did the following:

- Used the Create and Package IP wizard to package a specified directory for the Wave Generator Tutorial design.
- Validated the generation of the Wave Generator Tutorial IP output products.



Lab 3: Packaging Legacy IP

Introduction

You might need to use a legacy core in Vivado that was originally created in the Xilinx Platform Studio (XPS) tool.

In this lab, you learn how to convert an XPS processor core, or Pcore, to a Vivado Design Suite native IP for use in IP integrator. To migrate a legacy core, you need all the libraries on which the main core is dependent. This lab uses a simple GPIO Pcore from an XPS project. This core has several dependencies on the following libraries:

- proc_common_v3_00_a
- axi_lite_ipif_v1_01_a
- interrupt_control_v2_01_a
- axi_gpio_v1_01_b

To migrate this Pcore, you must determine all the files that are needed for the GPIO IP, package them as library cores (or sub-cores), add the sub-cores to the IP Catalog, and then package the GPIO IP.

Step 1: Create a New Vivado Project

Launch Vivado

On Linux:

- Change to the directory where the lab materials are stored: cd <Extract_Dir>/lab_3.
- Launch the Vivado IDE: **vivado.**

On Windows:

- Launch the Vivado Design Suite IDE, by using either of the following methods:
 Start > All Programs > Xilinx Design Tools > Vivado 2016.x > Vivado 2016.x
- Click the Vivado 2016.x desktop icon to start the Vivado IDE.

The Vivado IDE Getting Started page displays with links to open or create projects, and to view documentation. For either Windows or Linux, continue the lab from this point.





Create a New Project

1. From the Vivado IDE Getting Started page, select Create New Project to create an empty Vivado project.

A new or existing project is required to creating and packaging a custom IP. The project information populates certain fields in the Package IP window.

- 2. In the New Project Wizard dialog box, click Next.
- 3. As shown in the following figure, set the following options:
 - o Project name: project lab3
 - o Project location: <Extract Dir>/lab 3
 - Check the Create Project subdirectory box.

The following figure shows these settings.

👃 New Project	8				
Project Name					
Enter a name for your project and specify a directory where the project data files will be stored.					
Project name: project_lab3	8				
Project location: C:/Projects/Xilinx/lab_3	8 -				
Create project subdirectory	Create project subdirectory				
Project will be created at: C:/Projects/Xilinx/lab_3/project_lab3					
< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel					

Figure 40: New Project – Project Name

- 4. Click Next.
- 5. Select a Project Type of **RTL Project** and **Do not specify sources at this time**.
- 6. Click Next.
- 7. On the Default Part page, select the xc7k70tfbg484-2 part, and click **Next**.





The following figure shows the New Project: Default Part dialog box.

🚴 New Project						×			
Default Part									
Choose a default Xilinx part or board for your project. This can be changed later.									
Select: 🔷 Parts 📓	Boards								
Product category:	All			Ŧ	Package:	All			•
<u>F</u> amily:	All			+	Spee <u>d</u> grade:	All			•
S <u>u</u> b-Family:	All			-	<u>T</u> emp grade:	All	All		
					Si Revision:	All			•
				Reset	All Filters				
<u>S</u> earch: Q→ xc7k70tfb	g484-2		8	(2 match	es)				
Part		I/O Pin Count	Available IOBs	LUT Elemen	ElinElong	Block RAMs	DSPs	Gb Transceivers	GTXE2 Transco
🔷 xc7k70tfbg484-2		184	285	41000		135	240	4	4
•									
					<	<u>B</u> ack	lext >	<u>F</u> inish	Cancel


Figure 41: New Project – Default Part

You have selected a Kintex[®]-7 device. This device family is used for the initial compatibility of the custom IP.

8. In the New Project Summary page, which opens, click **Finish** to create the project.

The Vivado IDE opens project_lab3, the default layout.







Step 2: Package a Library Core

As discussed in the Introduction of this lab, the GPIO Pcore requires several library references (subcores) to function.

Because these library cores do not exist in the latest Vivado releases, start by packaging the libraries before you package the GPIO Pcore.

Use the Create and Package Wizard

- 1. From the Tools menu, select Create and Package IP to open the Create and Package IP wizard.
- 2. In the Create and Package New IP dialog box welcome screen, click Next.
- 3. In the Create Peripheral, Package IP, or Package a Block Design screen, select **Package a specified directory.**

🚴 Create	👃 Create and Package New IP						
	Create Peripheral, Package IP or Package a Block Design Please select one of the following tasks.						
Packagir	ng Options						
٢	Package your current project Use the project as the source for creating a new IP Definition. Note: All sources to be packaged must be located at or below the specified directory.						
O	Package a block design from the current project Choose a block design as the source for creating a new IP Definition.						
۲	Package a specified directory Choose a directory as the source for creating a new IP Definition.						
Create A	XI4 Peripheral						
O	Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration design.						
	< <u>Back</u> <u>Next</u> > <u>Finish</u> Cancel						

Figure 42: Create Peripheral, Package IP or Package a Block Design

UG1119 (v2016.1) May 5, 2016





- 4. In the Package a Specified Directory dialog box, shown in the following figure, set the options as follows:
 - o Directory: <Extract_Dir>/lab3/pcores/proc_common_v3_00_a
 - Check the **Package as a library core** option.

🔈 Create and Package New IP	×				
Package a Specified Directory					
Select the directory where sources to be packaged are located.					
Directory: C:/Projects/Xilinx/lab_3/pcores/proc_common_v3_00_a	3				
Package as a library core					
< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Ca	incel				

Figure 43: Package a Specified Directory

- 5. Click Next.
- 6. In the Edit in IP Packager Project Name page, leave the default locations, and click **Next**.
- 7. Click Finish.

An edit IP project opens in a new Vivado window with the Package IP window opened. The Package IP window displays the basic IP package in a staging area for editing and repackaging.





Update the IP Information

Because you selected the library core option, the Package IP window has as subset of available options for the custom IP, as shown in the following figure.

- 1. Update the library core with the necessary information, as follows:
- 2. Select the Identification page, and fill in the following fields:
 - Display name: proc_common_v3_00_a
 - **Description**: Proc Common v3.00.a Library Core

Note: Notice that the Vendor and Library fields are auto-populated.

🛇 Package IP - proc_common 🛛 🗙		<u>- で</u> や	<
Packaging Steps «	Identification	1	?
Identification	Vendor:	xilinx.com	
✓ File Groups	Library:	ip 📀	
Review and Package	Name:	proc_common	
	Version:	3.00.a 🛞	
	Display name:	•	
	Description:	θ	
	Vendor display name:		
	Company url:		
	Root directory:	c:/projects/xilinx/lab_3/pcores/proc_common_v3_00_a	
	Xml file name:	c:/projects/xilinx/lab_3/pcores/proc_common_v3_00_a/component.xml	
	Categories		
	+ + + +	No content	

Figure 44: Package IP

Select Review and Package to view the name, location, and Root directory information about the library core, as shown in the following figure.



47



Package IP - proc_common ×		
Packaging Steps «	Review and Package	?
Identification	Summary	
✓ File Groups	Display name: Description:	
Review and Package	Root directory: c:/projects/xilinx/lab_3/pcores/proc_common_v3_00_a	
	After Packaging An archive will not be generated. Use the settings link below to change your prefer This project will remain on disk after completion edit packaging settings Package IP	ence

Figure 45: Review and Package

3. Click Package IP.

This completes the packaging for the proc_common_v3_00_a library core. If prompted, you can close the edit_ip_project.

Package Additional Library Cores

Repeat the steps to package the axi_lite_ipif_v1_01 library and the

interrupt_control_v2_01_a libraries. When packaging these two library cores, ensure that the display name and descripts for each of the library cores are as follows:

Library Core	Display Name	Description
axi_lite_ipif	axi_lite_ipif_v1_01_a	AXI Lite IPIF v1.01.a Library Core
interrupt_control	interrupt_control_v2_01_a	Interrupt Control V2.01.a Library Core

```
IMPORTANT: When packaging the additional library cores, the axi_lite_ipif and the interrupt control v2 01 a libraries will display a green checkmark for the File Group page.
```

UG1119 (v2016.1) May 5, 2016





Step 3: Package the GPIO IP

Now that all the library cores are properly packaged, you can package the GPIO IP from the originally created lab 3 project.

- 1. From the Tools menu, select Create and Package IP to open the Create and Package IP wizard.
- 2. Click **Next** at the Welcome screen for the Create and Package New IP dialog box.
- 3. In the Create Peripheral, Package IP, or Package a Block Design dialog box, select **Package a specified directory**.
- In the Package a Specified Directory dialog box, set the following option: Directory: <Extract_Dir>/lab3/pcores/axi_gpio_v1_01_b.

🚴 Create a	and Package New IP	×				
Package a	Package a Specified Directory					
Select the directory where sources to be packaged are located.						
Directory	C:/Projects/Xilinx/lab_3/pcores/axi_gpio_v1_01_b					
Directory.	c./rrojects/xiiiix/lab_5/pcores/axi_gpio_v1_01_b					
Packag	Package as a library core					
	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish C	Cancel				

Figure 46: Package a Specified Directory

- 5. Click Next.
- 6. On the Edit in IP Packager Project Name page, leave the default locations, click **Next**, and then click **Finish**.

The Create and Package IP wizard collects the available information from the specified location. When specifying a directory for packaging, there are inference rules that assist in packaging the IP correctly.

For XPS Pcores, if a peripheral analyze order file (PAO file) exists in the data directory, the wizard reads this file and uses the associated library information.





Lab 3: Packaging Legacy IP

An edit IP project opens in a new Vivado packaging window with the Package IP window opened.

🏶 Package IP - axi_gpio 🛛 🗙		ロピ×
Packaging Steps «	Identification	?
✓ Identification	Vendor:	xilinx.com
 Compatibility 	Library:	user
✓ File Groups	Name:	axi_gpio 🛛
 Customization Parameters 	Version:	1.0
 Ports and Interfaces 	Display name:	axi_gpio_v1_0
 Addressing and Memory 	Description:	axi_gpio_v1_0
✓ Customization GUI	Vendor display name: Company url:	
Review and Package	Root directory:	c:/projects/xilinx/lab_3/pcores/axi_gpio_v1_01_b
	Xml file name:	c:/projects/xilinx/lab_3/pcores/axi_gpio_v1_01_b/component.xml
	Categories	
	↓ /UserIP ↑ ↓	

Figure 47: Package IP

Update the IP Identification

- 1. In the Package IP window, update the following information:
 - **Vendor**: my_company
 - **Name**: axi_gpio
 - **Display name**: My AXI GPIO EDK Pcore Tutorial
 - **Description**: UG1119 Tutorial Lab #3 AXI GPIO EDK Pcore
 - Vendor display name: My Company
 - **Company url**: http://www.my_company_name.com





2. Click the File Groups page to validate that the proper Sub-Core References (Library Cores) were added to the Package IP window.

In this case the Interrupt Controller, the AXI Lite IPIG and the Proc Common display in the /Sub-Core References directories for Synthesis and Simulation.




Figure 48: Package IP: File Groups

3. Click the **Customization Parameters** to explore the parameters defined for the custom IP.

stomization Parameters					-
Name	Description	Display Name	Value	Value Bit String Length	Value Format
Customization Parameters					
C_INSTANCE		C Instance	axi_gpio_inst	0	string
C S AXL ADDR WIDTH		C S Axi Addr Width	9	0	long
C_S_AXI_DATA_WIDTH		C S Axi Data Width	32	0	long
- C_GPIO_WIDTH		C Gpio Width	32	0	long
C_GPIO2_WIDTH		C Gpio2 Width	32	0	long
C_ALL_INPUTS		C All Inputs	0	0	long
C_ALL_INPUTS_2		C All Inputs 2	0	0	long
C_INTERRUPT_PRESENT		C Interrupt Present	0	0	long
C_DOUT_DEFAULT		C Dout Default	0x000000000	32	bitString
C_TRI_DEFAULT		C Tri Default	0xFFFFFFFF	32	bitString
O C_IS_DUAL		C Is Dual	0	0	long
C_DOUT_DEFAULT_2		C Dout Default 2	0x0000000x0	32	bitString
C_TRI_DEFAULT_2		C Tri Default 2	0xFFFFFFFF	32	bitString

Figure 49: Package IP – Customization Parameters

UG1119 (v2016.1) May 5, 2016





4. Click **Review and Package** to view the Summary of the custom IP, as shown in the following figure.





Figure 50: Package IP – Review and Package

- 5. Click the **Package IP** button to update the IP with the changes you made in the Package IP window.
- 6. After packaging is complete, close the edit ip project.





Step 4: Validate the New Custom IP

After completing packaging of the library cores and the AXI GPIO IP, you can use project lab3 that you created to validate the generation of the custom IP.

IMPORTANT: Because you packaged the custom IP and library cores in this lab, the Repository Manager already contains the paths to the custom IP. If you use another project for validation, the repository paths for the custom IP and the library cores must be set.

- 1. In the Flow Navigator > Project Manager, select IP Catalog.
- 2. In the search field at the top of the IP Catalog, type AXI GPIO.

The My AXI GPIO EDK Pcore Tutorial IP shows under the /UserIP directory.

9	IP Catalog	×					
	Search: Q-		e	(2 matches	5)		
	Name	- 1	AXI4	Status	License	VLNV	
急 承	🖃 🗁 User Re	pository (c:/projects/xilinx/lab_3 IP	/pcores/	/axi_gpio_v1_	_01_b)		
		y AXI GPIO EDK Pcore Tutorial	AXI4	Production	Included	my_company:user:axi_gpio:1.0	
		edded Processing					
1		XI Peripheral					
R		Low Speed Peripheral					
		👎 AXI GPIO	AXI4	Production	Included	xilinx.com:ip:axi_gpio:2.0	
o)							
6							
	Details						
	Name:	My AXI GPIO EDK Pcore Tuto	rial				
	Version:	1.0 (Rev. 1)					
	Interfaces:	AXI4					
	Description:	UG1119 Tutorial Lab #3 - AXI G	PIO EDK	Pcore			
	Status:	Production					
	License:	Included					
	Vendor:	My Company					
	VLNV:	my_company:user:axi_gpio:1.0					
	Repository:	c:/projects/xilinx/lab_3/pcores/	axi_gpio	_v1_01_b			
	•	III					•

Figure 51: IP Catalog

UG1119 (v2016.1) May 5, 2016





- 3. Right-click the My AXI GPIO EDK Pcore Tutorial IP and select Customize IP.
- 4. Click **OK** to accept the default configuration options.
- 5. In the Generate Output Products dialog box, select Generate.

The files required for this IP in the current Manage IP project generate, and an out-of-context (OOC) synthesis run for the IP generates and creates a DCP file.

The Generate Output Products dialog re-opens to report that the output products generated successfully.

6. Close the project and exit the Vivado tool.

Conclusion

This concludes Lab #3.

You have successfully created the AXI GPIO Pcore IP by packaging the /Pcore directory as well the library dependencies. In this lab, you did the following:

- Used the Create and Package IP Wizard to package a specified directory for each of the library cores.
- Used the Create and Package IP Wizard to package a specified directory for the GPIO Pcore.
- Validated the generation of the GPIO Pcore custom IP.





Lab 4: Packaging IP located in a Trunk

Introduction

In this lab, you define new custom IP from a set of example files that mimic a repository development trunk. In addition, this lab describes the process for creating custom IP that depend on files from other IP within the repository trunk.

You start with an IP repository trunk and create a new Vivado project. In the Vivado project, you package the different custom IP in the repository using the Create and Package IP Wizard. You also identify which need to be library cores, and verify the packaged files. The lab project contains Verilog source files.

Step 1: Examine the Repository Trunk Directory

1. Examine the <Extract_Dir>/lab_4/trunk location.

The directory contains the files for the respective custom IP that would exist in the repository. In particular, there are two source directories as shown in the following figure:

- common_v1_0: Directory contains source for logic common to the IP within the repository trunk.
- o myip_v1_0: Directory contains source for custom IP.




Figure 52: Lab 4 Directory Structure

The common_v1_0 directory contains a source file that is required by myip_v1_0. Because the component.xml file for myip_v1_0 cannot reference a source file from outside the IP root directory, the source file from common_v1_0 must be referenced differently.





Note: The directories containing the source files should be organized to ensure proper packaging. For an example on how to properly organize your source files, see <u>Lab 2</u>: <u>Packaging a Specified</u> <u>Directory</u>. Although not described in this lab, if your repository trunk does not have the same structure, you can package each source directory by packaging the associated Vivado project.

2. Examine the files in each of the directories for more information about the structure of the repository trunk.

Step 2: Create a New Vivado Project

Launch Vivado

On Linux:

- Change to the directory where the lab materials are stored: cd <Extract Dir>/lab 4.
- Launch the Vivado IDE: **vivado.**

On Windows:

- Launch the Vivado Design Suite IDE, by using either of the following methods:
 Start > All Programs > Xilinx Design Tools > Vivado 2016.x > Vivado 2016.x
- o Click the Vivado 2016.x desktop icon to start the Vivado IDE.

The Vivado IDE Getting Started page displays with links to open or create projects, and to view documentation. For either Windows or Linux, continue the lab from this point.

Create a New Project

1. From the Vivado IDE Getting Started page, select **Create New Project** to create an empty Vivado project.

Note: A new or existing project is required to creating and packaging a custom IP. The project information is used for populating certain fields in the Package IP window.

- 2. Click **Next** at the New Project wizard dialog box.
- 3. In the Project Name page, as shown in the following figure, set the following options for the project location:
 - o Project name: project_lab4
 - o Project location: <Extract_Dir>/lab_4





🝌 New Project	23]
Project Name Enter a nam data files wi	e for your project and specify a directory where the project 💦 🔥	
Project name:	project_lab4	
Project location:	C:/Projects/Xilinx/lab_4	
📝 Create proje	ect subdirectory	
Project will be cr	eated at: C:/Projects/Xilinx/lab_4/project_lab4	
?	< <u>B</u> ack <u>N</u> ext > Einish Cancel	

Figure 53: New Project – Project Name

- 4. Click Next.
- 5. Select RTL Project as the **Project Type** and **check Do not specify sources at this time**.
- 6. Click Next.
- 7. In the Default Part dialog box, select the **xcku040-ffva1156-2-e** part and click **Next**.
- 8. For this lab, you select an Ultrascale device. This device family is used for the initial compatibility of the custom IP.
- 9. Click Finish to close the New Project Summary page, and create the project.

The Vivado IDE opens project lab4, with the default layout.





Step 3: Package the Library Core

After creating the new empty project, the next step is to create and package the common IP directory. The order of the packaging the IP directories are important because they need to be packaged in the order of dependency. All of the child IP must be packaged prior to packaging the parent IP. You will be setting this IP directory as a library core which is a special kind of IP which is not for standalone use.

Use the Create and Package IP Wizard

- 1. From the Tools menu, select **Create and Package IP** to open the Create and Package IP Wizard.
- 2. Click **Next** at the Welcome screen for the Create and Package New IP dialog box.
- 3. In the Create Peripheral, Package IP, or Package Block Design dialog box, select **Package a specified directory**, as shown in the following figure.

🍌 Create	and Package New IP
	Peripheral, Package IP or Package a Block Design e select one of the following tasks.
Packagin	g Options
	Package your current project Use the project as the source for creating a new IP Definition. Note: All sources to be packaged must be located at or below the specified directory.
	Package a block design from the current project Choose a block design as the source for creating a new IP Definition.
۲	Package a specified directory Choose a directory as the source for creating a new IP Definition.
Create A	XI4 Peripheral Create a new AXI4 peripheral Create an AXI4 IP, driver, software test application, IP Integrator AXI4 BFM simulation and debug demonstration design.
?	<u> </u>

Figure 54: Create Peripheral, Package IP, or Package Block Design

4. Click Next.





- 5. In the Package a Specified Directory dialog box, shown in the following figure, set the options as follows:
 - o Directory: <Extract_Dir>/lab_4/trunk/common_v1_0
 - Check the **Package as a library core** option.




Figure 55: Package a Specified Directory


The **Package as a library core** option is used when the source is not intended to be used as a standalone IP. The option is intended to mark IP in the IP Catalog that can only be used as a child of another IP.

However, any Custom IP can be a child to another IP. If your Custom IP is not a library core, the process for referencing a child IP is the same. This option is just used to mitigate confusion of which IP should be used and hidden in the Vivado IP Catalog.

- 6. Click Next.
- 7. On the Edit in IP Packager Project Name window, leave the default locations, and click Next.
- 8. Click Finish.

An edit IP project opens in a new Vivado window with the Package IP window opened. The Package IP window displays the basic IP package information determined through the wizard. The project is opened in the staging area for editing and repackaging.







Update the IP Information

Because you selected the library core option, the Package IP window has a subset of available options for packaging, as shown in the following figure.

D Project Summary X	🌲 Pac	kage IP - common 🛛 🗙		
Packaging Steps	~	Identification		?
Identification		Vendor:	xilinx.com	8
🗸 File Groups		Library:	İp	8
Review and Package		Name:	common	8
		Version:	1.0	8
		Display name:		•
		Description:		•
		Vendor display name:		
		Company url:		
		Root directory:	c:/Projects/Xilinx/lab_4/trunk/common_v1_0	
		Xml file name:	c:/Projects/Xilinx/lab_4/trunk/common_v1_0/component.xi	ml
		Categories		
		+ - + +	No content	

Figure 56: Package IP

- 1. Update the Identification information as follows:
 - Vendor: my_company
 - Display Name: My Company Common Library
 - **Description**: My Company Common Library Files
 - Vendor Display Name: My Company
 - **Company url**: http://www.my company.com
- 2. Click the **Review and Package** page to view the name, location, and root directory information about the library core.
- 3. Click **Package IP** to update the IP with the updated identification information.

This completes the packaging for the <code>common_v1_0</code> library core. If prompted, you can close the <code>edit_ip_project</code>.





Step 4: Package the IP

Using the same project previously created, project_lab4, you will create and package the myip v1 0 IP directory. Since the common IP directory has already been packaged, all the required dependencies are available to package the parent IP.

Add the IP Repository

Before you package the parent IP, you must set the repository location in the project settings to include the common v1 0 IP that was just created in the IP Catalog.

- 1. In the Flow Navigator > Project Manager > select Project Settings.
- 2. In the Project Settings dialog box, select **IP** in the sidebar.
- 3. Select the **Repository Manager** tab, and click the **Add Repository** button.
- 4. In the IP Repositories dialog, select the path <Extract Dir>/lab 4/trunk and press Select to add the repository.
- 5. The Add Repository dialog opens to display that the trunk repository was added to the project and 1 IP was found, as shown in the following figure.

🔥 Add Repository	X
1 repository was added to the project	
Repository	
trunk (C:/Projects/Xilinx/lab_4) IPs:1 Interfaces:0	
	ОК

Figure 57: Add Repository

6. Click OK.





7. The Repository Manager tab is now populated with the selected IP repository, as shown in the following figure.




Figure 58: Project Settings – Repository Manager

8. Click **OK** to close the Project Settings dialog.

Use the Create and Package IP Wizard

- 1. From the Tools menu, select **Create and Package IP** to open the Create and Package IP Wizard.
- 2. Click Next at the Welcome screen for the Create and Package New IP dialog box.
- 3. In the Create Peripheral, Package IP, or Package Block Design dialog box, select **Package a specified directory**.
- 4. Click Next.



62



- 5. In the Package a Specified Directory dialog box, shown in the following figure, set the options as follows:
 - Directory: <Extract Dir>/lab 4/trunk/myip v1 0 •
 - **Do not check** the **Package as a library core** option. ٠

🔥 Create and Package New IP	83
Package a Specified Directory	
Select the directory where sources to be packaged are located.	
Directory: C:/Projects/Xilinx/lab_4/trunk/myip_v1_0 Package as a library core	O
? < <u>B</u> ack <u>N</u> ext > Einish	Cancel

Figure 59: Package a Specified Directory


- 6. Click Next.
- 7. On the Edit in IP Packager Project Name window, leave the default locations, and click Next.
- 8. Click Finish.

An edit IP project opens in a new Vivado window with the Package IP window opened, as shown in the following figure, to continue with the next steps.

\Sigma Project Summary 🗙 🍣 Package IF	- myip_top ×		
Packaging Steps 🛛 🐇	Identification		?
✓ Identification	Vendor:	xilinx.com	8
✓ Compatibility	Library:	user	8
✓ File Groups	Name:	myip_top	8
Customization Parameters	Version:	1.0	8
✓ Ports and Interfaces	Display name:	myip_top_v1_0	8
Addressing and Memory	Description:	myip_top_v1_0	8
Customization GUI	Vendor display name:		
	Company url:		
Review and Package	Root directory:	c:/Projects/Xilin×/lab_4/trunk/myip_v1_0	
	Xml file name:	c:/Projects/Xilinx/lab_4/trunk/myip_v1_0/component.xml	
	Categories		
	+ /UserIP - ↑ ↓		

Figure 60: Package IP

Creating, Packaging Custom IP Tutorial www.xilinx.com UG1119 (v2016.1) May 5, 2016





- 9. Update the IP Information and Contents In the **Package IP** window, update the following information on the **Identification** page:
 - Vendor: my_company
 - Display Name: My IP
 - Description: UG1119 Tutorial Lab #4 My IP
 - Vendor Display Name: My Company
 - **Company url**: http://www.my_company.com
- 10. Click the **File Groups** to examine the files included in the packaged IP, as shown in the following figure.

Standard Image:		Fil	le Groups					
Image: Synthesis (1) Image: Synthesis (1) <td< th=""><th></th><th>0</th><th>Name</th><th>Library Name</th><th>Туре</th><th>Is Include</th><th>File Group Name</th><th>Model Name</th></td<>		0	Name	Library Name	Туре	Is Include	File Group Name	Model Name
Image: Synthesis (1) Image: Synthesis (1) <td< td=""><td><u>ا</u>ا</td><td>\mathbf{Z}</td><td>🖃 🗁 Standard</td><td></td><td></td><td></td><td></td><td></td></td<>	<u>ا</u> ا	\mathbf{Z}	🖃 🗁 Standard					
Image: Solution (1) Image: Solution (1) Imag	ġ		🖨 😚 Synthesis (1)					myip_top
	p.		🔤 🐨 🥺 src/myip_top.v		verilogSource		xilinx_anylanguagesynthesis	
	B.	₽ <u>₹</u>	🖹 😚 Simulation (1)					myip_top
	ž	_			verilogSource		$\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	
🔿 😟 🛜 UI Layout (1)	Ĕ	0	🖻 🗁 Advanced					
		1	🗄 😚 UI Layout (1)					

Figure 61: File Groups

The packaged IP only contains the top-level source file myip_top as this was the only file in the selected IP directory <Extract_Dir>/lab_4/trunk/myip_v1_0. This file instantiates the IP common_v1_0.

11. As reference, if you examine the Hierarchy Sources Viewer (HSV) in the project, you can see that the common module is missing, as shown in the following figure.





Project Manager - edit_ip_pro	ject
🔍 🛣 😂 📦 🔂 🔮 🛃	_
west any ip_top (myip_top common - common ·································	
Hierarchy Libraries Compile	Order

Figure 62: Hierarchy Sources Viewer

This is expected behavior, because you add the missing IP source files through the Package IP window.

12. In the File Group window, right-click on the Synthesis file group and select **Add Sub-Core Reference**, as shown in the following figure.





Figure 63: Add Sub-Core Reference Option





13. In the Add Sub-Core Reference dialog box, select the **My Company Common Library** that you created in the previous steps, as shown in the following figure.

🕕 Add Sub-Core Reference				—
Select IP to be used as references i	n File Gr	oup: Synthe	esis	4
Search: Q- My Company		(1	match)	
A 1 Name	AXI4	Status	License	VLNV
手 My Company Common Library			Included	my_company:ip:common:1.0
				OK Cancel

Figure 64: Add Sub-Core Reference (Synthesis)

14. Click **OK**.

The File Groups page is updated with the selected Sub-Core Reference under the Synthesis File Group, as shown in the following figure.

Adding an IP as a Sub-Core Reference informs the Vivado IDE to copy the files associated IP to the parent IP during generation; therefore, when $myip_v1_0$ is generated, the common_v1_0 files are copied to the location with the rest of the generated output products. This mechanism allows users to systematically share IP files.

	Fil	e Groups			
	0	Name	Library Name	Туре	Is Include
<u>م</u>	\mathbf{Z}	🖃 🗁 Standard			
Packaging Steps	(🖨 🔂 Synthesis (1)			
σ D		🚊 🛅 Sub-Core References			
Ë	₽ ₽₽	<pre> Interpretation in the second seco</pre>			
ž				verilogSource	
ã	6	🖻 😚 Simulation (1)			
	1			verilogSource	
	4	🖻 🗁 Advanced			
		🗄 🛜 UI Layout (1)			

Figure 65: File Groups with Sub-Core Reference

The Sub-Core Reference is added for the Synthesis File Group, and the same process needs to be performed for Simulation.

```
Creating, Packaging Custom IP Tutorial <u>www.xilinx.com</u>
```





- 15. In the File Group window, right-click the Simulation file group, and select Add Sub-Core Reference.
- 16. In Add Sub-Core Reference dialog box, select the **My Company Common Library**.

17. Click **OK**.

The Sub-Core References are now added to both the Synthesis and Simulation File Groups, as shown in the following figure. The necessary files from the common_v1_0 IP are available to myip v1 0 for both Synthesis and Simulation.

	File	e Groups							
Packaging Steps	۹,	Name	Library Name	Туре	Is Include				
	\mathbf{Z}	🖃 🗁 Standard							
	⊜	🖨 😚 Synthesis (1)							
		😑 🛅 Sub-Core References							
	₽ ₽₽	<pre></pre>							
	_			verilogSource					
	0	😑 🛜 Simulation (1)							
	1	🖨 🛅 Sub-Core References							
	~								
		🔤 src/myip_top.v		verilogSource					
		🖻 🗁 Advanced							
		🗄 🛜 UI Layout (1)							

Figure 66: File Groups with Complete Sub-Core References

- 18. Click the **Review and Package** page to view the name, location, and root directory information about the IP.
- 19. Click **Package IP** to update the IP with the updated identification and Sub-Core Reference information.

This completes the packaging for the myip_v1_0 IP. If prompted, you can close the
edit_ip_project.

Note: Adding a sub-core reference in the Package IP window does affect the state of the edit IP project. The HSV continues to display the missing modules located within the sub-core reference. This information only exists within the Package IP window and component.xml. If you want to verify the IP with the files from the Sub-Core Reference, you can reopen the packaged IP in an edit IP project through the IP Catalog and the associated Sub-Core Reference files will be present.





Step 5: Validate the IP

After completing the packaging of the common_v1_0 and myip_v1_0 IP, you can use project_lab4 to validate the generation of myip_v1_0.

- 1. In the Flow Navigator > Project Manager, select IP Catalog.
- 2. In the search field at the top of the IP Catalog, type **My IP**.

The My IP core shows under the /UserIP directory, as shown in the following figure.


Σ Project S	ummary 🗙 手 IP Catalo	gх				?		Ľ	×
Cores In	nterfaces		Search: Q- My IP						0
Name	▲ 1	AXI4	Status	License	VLNV				
	🖃 📴 User Repository (c:/Projects/Xilinx/lab_4/trunk)								
⇒	UserIP		Production	Included	my_company:user:myip_t	op:1.	0		
₹ *									
2									
etails									
Name:	My IP								
Version:	1.0 (Rev. 1)								
Description:	UG1119 Tutorial Lab #4 - M	ly IP							
Status:	Production								
License:									
LICEIISE,	Included								
Vendor:	Included My Company								
		p:1.0							

Figure 67: IP Catalog

- 3. **Right-click** the My IP core and select **Customize IP**.
- 4. In the Customization IP GUI, click **OK**.
- 5. In the Generate Output Products dialog box, select Generate.

By default, the IP is generated out-of-context (OOC), which means the IP is synthesized standalone, and producing a DCP file. This IP example has not been optimized for ideal use for OOC synthesis. For more information regarding proper use of your custom IP for OOC synthesis, see the <u>Lab 1</u>: <u>Packaging a Project</u> exercise.

- 6. Click **OK** to close the Generate Output Products message box.
- 7. After the Out-of-Context Module Run completes successfully, close the project and exit Vivado.






Conclusion

This concludes Lab #4.

You have successfully created two IP within a repository trunk, and created an IP that referenced another IP through a sub-core reference.

In this lab, you did the following:

- Used the Create and Package IP Wizard to package a specified directory for the common_v1_0 library core.
- Used the Create and Package IP Wizard to package a specified directory for the myip_v1_0 IP.
- Referenced the common_v1_0 IP as a Sub-Core Reference in myip_v1_0 in the File Groups page.
- Validated the generation of the myip_v1_0 IP.





Legal Notices

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which c

© Copyright 2014-2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Creating, Packaging Custom IP Tutorial



UG1119 (v2016.1) May 5, 2016