

Problem 1: (20 points)

What is the “printf” output from the code below? Write the answer in the box below

```
#include<stdio.h>
#include<wait.h>
#include<signal.h>
pid_t pid;
int counter = 0;
void handler1(int sig)
{
    counter++;
    printf("counter = %d\n", counter);
    /* Flushes the printed string to stdout */
    fflush(stdout);
    kill(pid, SIGUSR1);
}
void handler2(int sig)
{
    counter += 3;
    printf("counter = %d\n", counter);
    exit(0);
}

int main()
{
    pid_t p;
    int status;
    signal(SIGUSR1, handler1);
    if ((pid = fork()) == 0)
    {
        signal(SIGUSR1, handler2);
        kill(getppid(), SIGUSR1);
        while(1) ;
    }
    if ((p = wait(&status)) > 0)
    {
        counter += 4;
        printf("counter = %d\n", counter);
    }
}
```

counter = 1 //(parent's handler)

counter = 3 //(child's handler)

counter = 5 //(parent's main)

Problem 2: (10 points)

What is the "printf" output from the code below? Write the answer in the box below

```
main() {  
    fork();  
    fork();  
    fork();  
    printf("hello world\n");  
}
```

The main() will print one time and creates 3 children, let us say Child_1, Child_2, Child_3.

All of them printed once.

The Child_3 will not create any child.

Child2 will create one child and that child will print once.

Child_1 will create two children, say Child_4 and Child_5 and each of them will print once.

Child_4 will again create another child and that child will print one time.

A total of eight times the printf statement will be executed.

Here is the code running on the ZedBoard:

```
root@master_18_04:~/code/ZED/EXAM_1_Q2# ./Question_2  
hello world  
hello world  
hello world  
hello world  
hello world  
root@master_18_04:~/code/ZED/EXAM_1_Q2#hello world  
hello world  
hello world
```

Notice that the printf output overruns the command line prompt

To prevent this you need to use a fflush(stdout) command as shown above in Question 1

Problem 3: (14 points) -- Write your answer in the box to the right of the question.

1. THE TIME TAKEN TO RESPOND TO AN INTERRUPT IS KNOWN AS
 - A) INTERRUPT DELAY
 - B) INTERRUPT TIME
 - C) INTERRUPT LATENCY <----- THIS IS THE PREFERRED ANSWER WILL TAKE A, C, E ☺
 - D) A & B & C
 - E) A & C ONLY

E

2. WHICH PART OF AN INTERRUPT SERVICE ROUTINE PERFORMS TASKS IN DIRECT RESPONSE TO INTERRUPTS?
 - A) BOTTOM HALF <----- PART OF THE ISR THAT IS IN USER SPACE
 - B) TOP HALF <----- PART OF THE ISR THAT IS IN KERNEL SPACE
 - C) ISR <----- COMPOSED OF TOP AND BOTTOM HALF CODE
 - D) A & B
 - E) A & B & C

B

3. WHICH OF THE FOLLOWING ARE ASYNCHRONOUS TO THE OPERATION OF A PROCESSING SYSTEM?
 - A) EXCEPTIONS
 - B) SOFTWARE
 - C) INTERRUPTS <----- THIS IS ONLY THING THAT IS ASYNCHRONOUS TO THE PS
 - D) MEMORY
 - E) GPIO
 - F) A & C

C

4. WHICH SOFTWARE INTERRUPT IS USED IN ARM?
 - A) TTC INTERRUPT
 - B) SVC <----- THIS REPLACES THE SWI INSTRUCTION
 - C) SWI <----- STILL VALID IN THE ARM ASSEMBLER....
 - D) NMI <----- THIS IS A HARDWARE INTERRUPT
 - E) B & C
 - F) B & C & D

E

5. WHAT DOES NMI STAND FOR?
 - A) NON-MACHINE INTERRUPT
 - B) NON-MASKABLE INTERRUPT <----- THIS INTERRUPT CANNOT BE BLOCKED BY THE HW
 - C) NON-MASSIVE INTERRUPT
 - D) NON-MEMORY INTERRUPT
 - E) NONE OF THE ABOVE

B

6. HOW MANY POTENTIAL INTERRUPTS DOES THE ARM SWI SUPPORT?
 - A) 2^{16}
 - B) 2^{32}
 - C) 2^{24} <----- THERE ARE 2^{24} ENCODINGS BUT ONLY ONE INTERRUPT
 - D) ONLY ONE

D

7. AT WHICH POINT THE PROCESSOR WILL START TO INTERNALLY RECOGNIZE AND PROCESS AN INTERRUPT?
 - A) INTERRUPT POINTER
 - B) INSTRUCTION POINTER
 - C) INSTRUCTION BOUNDARY <----- INSTRUCTIONS HAVE TO COMPLETE BEFORE RECOGNIZING INTS
 - D) INTERRUPT BOUNDARY

C

Problem 4: (26 points) -- Write your answer in the box to the right of the question.

DEFINITIONS:

PROCESS: IS THE SET OF CODE/INSTRUCTIONS WHICH OPERATES ON RELATED DATA. THE PROCESS HAS ITS OWN STATE, I.E., SLEEPING, RUNNING, STOPPED ETC. WHEN A PROGRAM GETS LOADED INTO MEMORY IT BECOMES PROCESS. EACH PROCESS HAS AT LEAST ONE THREAD WHEN CPU IS ALLOCATED CALLED SINGLE THREADED PROGRAM.

THREAD: IS A PORTION OF THE PROCESS. MORE THAN ONE THREAD CAN EXIST AS PART OF PROCESS. THREAD HAS ITS OWN PROGRAM AREA AND MEMORY AREA. MULTIPLE THREADS INSIDE ONE PROCESS CANNOT ACCESS EACH OTHER DATA. PROCESS HAS TO HANDLE SYNCHRONIZATION OF THREADS TO ACHIEVE THE DESIRABLE BEHAVIOR.

TASK: THE TERM "TASK" IS MOSTLY USED IN THE CONTEXT OF SCHEDULING , WHERE IT CAN REFER TO EITHER A *THREAD* OR A *PROCESS*, THAT CAN BE SCHEDULED TO RUN ON A PROCESSOR. TASK AND PROCESS ARE CONSIDERED TO BE SYNONYMS

1. WHICH OF THE FOLLOWING MAKES AN APPLICATION PROGRAM HARDWARE INDEPENDENT?

- A) SOFTWARE
- B) APPLICATION MANAGER
- C) OPERATING SYSTEM <----- THIS IS ONLY THING THAT ALLOWS PORTABILITY OF YOUR CODE
- D) KERNEL
- E) ISR

C

2. WHICH FORMS THE HEART OF THE OPERATING SYSTEM?

- A) STARTUP.S
- B) APPLICATIONS
- C) HARDWARE
- D) OPERATING SYSTEM
- E) KERNEL <----- THIS IS THE HEART OF ANY SYSTEM.

E

3. WHICH OF THE FOLLOWING WORKS BY DIVIDING THE PROCESSOR'S TIME?

- A) CYCLIC EXECUTIVE <----- THIS IS GENERALLY A ROUND ROBIN SCHEDULER
- B) MULTI-TASKING OPERATING SYSTEM <----- THIS DOES THE REAL WORK
- C) KERNEL <----- THIS DOES THE HW PIECE I.E., TIMERS, ETC.
- D) APPLICATION THREADS

B

4. WHICH OF THE FOLLOWING CONTROLS THE TIME SLICING MECHANISM IN A MULTITASKING OPERATING SYSTEM?

- A) KERNEL
- B) SINGLE TASKING KERNEL
- C) MULTITASKING KERNEL
- D) APPLICATION MANAGER
- E) "WATCHDOG" TIMER

C

5. WHICH OF THE FOLLOWING CAN PERIODICALLY TRIGGER THE CONTEXT SWITCH?

- A) SOFTWARE INTERRUPT
- B) HARDWARE INTERRUPT <---- THIS IS THE ONLY MECHANISM WE USE TO TRIGGER A CONTEXT SWITCH
- C) GPIO INTERRUPT
- D) MEMORY INTERRUPT
- E) A & B
- F) ALL OF THE ABOVE

B

6. WHICH OF THE FOLLOWING STORES ALL THE TASK INFORMATION THAT THE SYSTEM REQUIRES?

- A) TASK ACCESS BLOCK
- B) GENERAL PURPOSE REGISTERS
- C) ACCESS CONTROL LIST (ACL)
- D) TASK CONTROL BLOCK

D

7. WHICH DETERMINES THE SEQUENCE AND THE ASSOCIATED TASK'S PRIORITY?

- A) SCHEDULING ALGORITHM
- B) TASK READY LIST
- C) TASK CONTROL BLOCK
- D) A & B
- E) A & C

A

8. WHICH CONTROLS THE MEMORY SHARING BETWEEN TASKS?

- A) KERNEL <----- THE KERNEL CONTROLS THE HW IN THE SYSTEM I.E., MEMORY.
- B) APPLICATION CODE
- C) MEMORY MANAGEMENT UNIT (MMU) <----- THIS IS THE HARDWARE
- D) OPERATING SYSTEM (OS)
- E) C & D

A

9. WHICH OF THE FOLLOWING DEFINES THE SET OF INSTRUCTIONS LOADED INTO THE MEMORY?

- A) APPLICATION <----- AN APPLICATION IS COMPOSED OF TASKS
- B) TASK
- C) THREAD
- D) ALL OF THE ABOVE

B

10. WHICH OF THE FOLLOWING DOES NOT USE SHARED MEMORY?

- A) PROCESS <----- PROCESSES NEVER SHARE MEMORY. THE COMMUNICATE WITH SEMAPHORES
- B) THREAD
- C) ISR
- D) KERNEL

A

11. WHICH OF THE FOLLOWING IS INHERITED FROM THE PARENT PROCESS?

- A) TASK
- B) APPLICATION
- C) THREAD <----- THREADS ARE LAUNCHED BY TASKS
- D) KERNEL

C

12. IN OPERATING SYSTEM, EACH PROCESS HAS ITS OWN

- A) ADDRESS SPACE AND GLOBAL VARIABLES
- B) OPEN FILES
- C) PENDING ALARMS, SIGNALS AND SIGNAL HANDLERS <----- A PROCESS MAY NEVER HAVE AN ALA
- D) A & B & C
- E) A & B ONLY

E

13. WHICH OF THE FOLLOWING SCHEDULING ALGORITHMS ARE BASED ON THE ASSUMPTION THAT TASKS ARE EXECUTED UNTIL THEY ARE DONE?

- A) PERIODIC TASK
- B) APERIODIC TASK
- C) NON-PREEMPTIVE SCHEDULING <----- AS THE NAME IMPLIES IT CANNOT BE PREEMPTED.
- D) PREEMPTIVE SCHEDULING

C

Problem 5: (10 points)

Calculate the average IPC of a pipeline machine given the following parameters

- Clock cycle time: 10ns
- Branch instructions generate a 4-cycle stall
- Load Store instructions generate a 3-cycle stall
- Branch instructions occur 12% of the time
- Load/store instructions occur 23% of the time
- All remaining instruction complete in 1 cycle

$$\text{CPI} = 1 + 4 * .12 + 3 * .23$$

$$\text{CPI} = 1 + .48 + .69 = 2.17$$

$$\text{IPC} = 1/\text{CPI} = .46$$

Problem 6: (20 points)

a) If a multiply instructions require 13 cycles and accounts for 10% of the instructions executed in a typical program, what percentage of time does the CPU spend on multiplication if the average CPI of all other instructions is 5 (five)?

$$13 \text{ CPI} * 10\% + 5 \text{ CPI} * 90\% = 5.8 \text{ CPI}$$

$$\text{Average time spent on multiply instructions: } (13 * .10) / 5.8 = 22.4\%$$

b) Suppose that you could reduce the number of cycles for multiplication to 11 but that the CPU cycle time would need to be increased by 10%. Explain why you should or should not make this modification?

$$11 \text{ CPI} * 10\% + 5 \text{ CPI} * 90\% = 5.6 \text{ CPI}$$

$$\text{Increasing the cycle time by 10\% results in a CPI of } 5.6 * 1.1 = 6.16$$

This is not a good trade off to make as 6.16 is only a 6.2% decrease in performance