`ifdef VCS
`else
`delay_mode_path
`endif
`timescale 1 ns / 10 ps

`celldefine

module DECAP_D (LT);

  input  LT;

  DECAP  i0 (LT);

specify

endspecify

endmodule
`endcelldefine