`ifdef VCS
`else
`delay_mode_path
`endif
`timescale 1 ns / 10 ps

`celldefine

module TERM_D (A);

  input  A;

  TERM  i0 (A);

specify

endspecify

endmodule
`endcelldefine