

EE-382M
VLSI-II
FLIP-FLOPS
Spring 2017

Gian Gerosa

OUTLINE

- **Motivation to work on Sequentials**
- **LATCH Operation**
- **FLOP Timing Diagrams & Characterization**
- **Transfer-Gate Master-Slave FLIP-FLOP**
- **Merged Functions**
- **Clock Skew**
- **Other Topologies**
- **SCAN**
- **Simple Clock Division Using FLOPs**
- **References**

MOTIVATION





- **Trends in high-performance systems**
 - Higher clock frequency leads to
 - Deeper pipelines or more *parallelism* leads to
 - More transistors which leads to
 - More sequentials (FLOP or LATCH) which leads to
- **Consequences**
 - Increased flip-flop overhead
 - Cycle time in 12 to 15 stage pipeline micro-Architectures is about ~ 22 FO4 delays
 - FLOP overhead ~ 3 FO4 delay (D-Q delay) $\sim 12\%$ (3/25)
 - Clock uncertainty (jitter & skew) also affects cycle time
 - Clock power

Why work on Sequentials ?



In a 2.5 GHz processor (32nm CMOS) cycle=400pS

- Typical D-Q delay (FO4) is $\sim 50\text{ps}$.
- If one can design a faster sequential, say D-Q delay of $\sim 25\text{pS}$, this can be used to increase *processor* performance by $\sim 6.8\%$ (cycle can be reduced to 375ps or 2.67GHz).
- If in **addition** one can absorb 20ps of clock uncertainties and/or embed one level of logic, this will lead to an overall 12.8% *processor* performance improvement (CPU cycle can be reduced to 355ps or 2.82GHz).
- *Attaining $\sim 13\%$ performance improvement via architecture enhancements is very expensive (area, power, complexity)!*


Basic LATCH Operation



Difference between a LATCH and a FLOP




Building a FLOP with Two Latches




FLOP Delay

- Sum of setup time and Clk-output delay is the only true measure of the performance with respect to the system speed (MAXDELAY)
- $T_{cycle} = T_{cq} + T_{logic} + T_{su} + T_{skew}$
- T_{logic} contains interconnect delay



FLOP Timing Diagrams




Tsu : input setup time

Thold : input hold time


Tcq : clock to out

$$T_{data\ to\ out} = T_{su} + T_{cq}$$

Edge-Triggered FLIP-FLOP




Functional Pass/Failure vs. Tsu and Th



Tcq PUSH-OUT due to Tsu


Master internal node



OUTPUT

notice the ~10ps 'push-out' in Tcq on the last 'passing' step; there is no output transition on the 2 'failing' steps.


Tcq PUSH-OUT due to Th



OUTPUT

notice the 'push-out' in Tcq on the last 'passing' step; there is no output transition on the 'failing' step.


Tcq PUSH-OUT due to Th (ZOOM-IN)




OUTPUT

notice the ~40ps 'push-out' in Tcq on the last 'passing' step; there is no output transition on the 'failing' step.

FLOP Characterization





FLOP design a (non-inverting)



If a channel length is not specified, then use nominal 22nm transistor length.


FLOP design a (non-inverting)

* With negligible
Tcq pushout



Hi-to-low transition will be worse due to NFET-only SLAVE pass gate.



FLOP design b (inverting)



If a channel length is not specified, then use nominal 22nm transistor length.



FLOP design b (inverting)

* With negligible Tcq pushout




FLOP design c (inverting)



* With negligible
Tcq pushout



FLOP a .vs. FLOP b .vs. FLOP c (Din 0->1)



MAXDELAY





$$T_{logic} < T_{cycle} - (T_{cq} + T_{su})$$

or

$$T_{cycle} \geq T_{logic} + T_{cq} + T_{su}$$


MINDELAY




$$T_{logic} > T_{hold} - T_{cq} + T_{skew}$$

BETA Ratio Impact on Tsu, Th and Tcq


BETA = NFET IDSAT/PFET IDSAT



Back-To-Back FLOPs




BETA Ratio Impact on Tsu, Th and Tcq



Increased
MINDELAY
margin

Reduced
MINDELAY
margin

Clock Skew Impact to Fmax





$$T_{cycle} = T_{cq} + T_{logic} + T_{su} + T_{clock_uncertainty}$$

$$T_{clock_uncertainty} = \text{clock skew} + \text{clock jitter}$$

$$\text{clock skew} = \tau_1 - \tau_2 - \tau_3$$

MAXDELAY with Clock Skew



$$T_{logic} < T_{cycle} - (T_{cq} + T_{su} + T_{skew})$$

DESIGN WINDOW

$$T_{hold} - T_{cq} + T_{skew} < T_{logic}$$

and

$$T_{logic} < T_{cycle} - (T_{cq} + T_{su} + T_{skew})$$

If $T_{cq} > T_{hold} + T_{skew}$, then MINDELAY hazard is removed since $T_{logic} \geq 0$ always.

T-G Master-Slave FLOP


(buffered non-inverting)

TIMING:

$T_{su} \sim 1 \text{ TG} + 2 \text{ inverters}$

$T_h \sim 1 \text{ inverter}$


$T_{cq} \sim 1 \text{ TG} + 1 \text{ inverter}$




Time borrowing keeps the MASTER open longer by ~ 2 inverter delays; need to be careful about MINDELAYS

Isolates SLAVE latch timing optimization/sensitivities from output load.

Merged Function inverting FLOP





RESETTABLE Master-Slave FLOP



Other Circuit Topologies for M-S FLOPS


- **C²MOS**
- **Hybrid Latch Flip-Flop (HLFF)**
- **Pulse Latch**
- **In Backup:**
 - True Single-Phase Clock FLOP
 - K-6 Dual-Rail ETL
 - Semi-Dynamic Flip-Flop (SDFF)

C²MOS FLOPS



Clock slope becomes critical
 Low power feedback
 Poor driving capability

Pulse Latch



Pulse Latch Waveforms


TIMING:

Sampling Window \sim AND + τ


T_{su} \sim 0 to \sim -Pclk width

T_h \sim sampling window


T_{cq} \sim 2 inverters + pass gate after Din



Pulse Latch Characterization




Pulse Latch Comparison with FLOP



Hybrid Latch Flip-Flop (HLFF)


(AMD K-6, Partovi, ISSCC 1996)




Hybrid Latch Flip-Flop (HLFF) Waveforms

TIMING:



Sampling Window ~ 3 inverters
 $T_{su} \sim 0$ to slightly negative
 $T_h >$ sampling window
 $T_{cq} \sim 2$ inverters




CLOCK DIVISION Using FLOPs



SIMPLE divide-by-2 and divide-by-4



Divide-by-4 using an XOR Gate



reset_b

clk_in

clk_in/2


i0.d

i1.d


clk_in/4

Exercise for the student:
How is this implementation different (timing wise) to the prior one?


FLOP with SCAN (MUX-FLOP)



High Performance FLOP with SCAN



A Typical Scan Path



References

1. **A. Chandrakasan, W.J. Bowhill, F. Fox, Design of High-Performance Microprocessor Circuits, IEEE Press, New York, 2001. Chapter 11 “Clocked Storage Elements” by Hamid Partovi, pages 207-234.**
2. **V. G. Oklobdzija, The Computer Engineering Handbook, CRC Press, Boca Raton, Florida, 2002. Chapter 10.2 “Latches and Flip-Flops” by Fabian Klass, pages 10.34-10.69.**
3. **R. J. Baker, H.W. Li, D.E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press, New York, 1998. Chapter 13, pages 255-274.**
4. **V. G. Oklobdzija et. al. , Digital System Clocking: High-Performance and Low-Power Aspects, A Wiley-IEEE Press Publication, 264 pages, 2003.**

Reference 2 has a very nice treatment of FLOPS/LATCHES, MIN/MAXDELAY, SKEW, etc with plenty of timing diagrams.

BACKUP

Transfer-Gate (T-G) Master-Slave FLOP


- **Low power feedback**
- **Un-buffered inputs**
 - **input capacitance depends on the phase of the clock**
 - **over-shoot and under-shoot with long routes**
 - **Wire length must be restricted at the input**
- **Buffered input addresses above issues**
- **Low power**
- **Small clk-output delay, but positive setup**
- **Easily embedded scan, mux, other simple functions**

Hybrid Latch Flip-Flop Highlights


- **Flip-flop features:**
 - single phase clock
 - edge triggered, on one clock edge
- **Latch features: Soft clock edge property**
 - brief transparency, equal to 3 inverter delays
 - negative setup time
 - allows slack passing
 - absorbs skew
 - minimum delay between flip-flops must be controlled
- **Fully static**
- **Possible to incorporate logic**

ATPG Sequence Timing


Aclk, Bclk Freq = 1/16 GCLK




Merged Function MUX-FLOP



Another RESETTABLE Master-Slave FLOP (synchronous)




True Single-Phase Clock (TSPC) FLOP



Clock power is low; no local inversion required.


True Single-Phase Clock FLOP Waveforms

TIMING:
Tsu ~ 2 inverters
Th ~ 2 inverters
Tcq ~ 3 inverters



Semi-Dynamic Flip-Flop (SDFF)


- Sun UltraSparc III, Klass, VLSI Circuits'98



- Soft edge conditioned by data since first stage is pre-charged - cross-coupled latch is added for robustness
- Small penalty for adding logic
- Latch has one transistor less in stack - faster than HLFF, but 1-1 glitch exists


Semi-Dynamic Flip-Flop Waveforms

TIMING:
Sampling Window ~ 2 inverters + 1 NAND
 $T_{su} \sim 0$ to slightly negative
 $T_h >$ sampling window
 $T_{cq} \sim 2$ inverters



K-6 Dual-Rail ETL

- Self-reset property
 - increases dynamic power
 - drives domino logic
- Precharge increases speed
- Very fast but burns a lot of power
- Small clock load



K-6 Dual-Rail Waveforms

TIMING:

Sampling Window ~ 3 inverters
 $T_{su} \sim 0$ to slightly negative
 $T_h >$ sampling window
 $T_{cq} \sim 2$ inverters

