


Problem 1 (10 Points)

Determine the capacitances for the following structures:


a) Diffusion capacitance



Where: $C_{\text{bottom}} = 23 \text{ ff}/\mu^2$ and $C_{\text{sidewall}} = 10 \text{ ff}/\mu$

DIFFUSION Capacitance= $10.86\text{ff} + 34.00\text{ff} = 44.86\text{ff}$

b) Gate and Diffusion Capacitances




Where: $C_{\text{bottom}} = 29 \text{ ff}/\mu^2$ $C_{\text{sidewall}} = 15.5 \text{ ff}/\mu$ $C_{\text{gate}} = 12.6 \text{ ff}/\mu^2$

Total DIFFUSION Capacitance= $128.34\text{ff} (\text{sidewall}) + 30.14\text{ff} (\text{bottom}) = 158.49\text{ff}$

Total GATE Capacitance= $2.3814\text{ff} + 2.3814\text{ff} = 4.7628\text{ff}$

Problem 2. Transistor Mapping & Sizing (20 Points)


a) What is the truth table for the following circuit?



A	B	C	OUT
0	0	0	1
0	1	0	1
1	0	0	1
1	1	0	0
0	0	1	1
0	1	1	0
1	0	1	0
1	1	1	0

b) Size the transistors so that they can drive a load which is 3X minimum size inverter. PMOS = 6 NMOS = 3 assuming a fanout of 3


c) Draw the logic gate equivalent of this circuit




Problem 3. Logic Mapping (20 Points)

Implement the following expression in STATIC CMOS logic using **no more than 10** total (PMOS or NMOS) transistors.

$$\overline{F} = (A.B) + (A.C.E) + (D.E) + (D.C.B)$$



Problem 4: Sequential Elements (15 Points)



NOTE: Critical timing is from Clock to CLK' Time from Clock to CLK' is **145ps** for CLK' going low and **65ps** for CLK' going high.

a) What is the T_{setup} time

$$25\text{ps} + 15\text{ps} + 25\text{ps} + 15\text{ps} - 145\text{ps} = -65\text{ps}$$

NOTE: negative setup time is typical of a pulse latch

b) What is the T_{hold} time?

$$145\text{ps} - 25\text{ps} = 120\text{ps}$$


NOTE: Excessive hold times are typical of a pulse latch

c) What is the $T_{\text{clock-q}}$ time?

$$65\text{ps} + 15\text{ps} + 45\text{ps} = 125\text{ps}$$

d) What is the pulse width of the CLK signal?

$$15\text{ps} + 15\text{ps} + 15\text{ps} + 15\text{ps} + 20\text{ps} = 80\text{ps}$$



NOT TO SCALE (obviously ;-)

Problem 5. Logical Effort (15 Points)

Design a 10-input AND gate network for minimum delay using nothing more than the following standard cell gates:

Gate type	1x	2x	3x
INV	✓	✓	✓
2-NAND	✓	✓	✓
3-NAND	✓	✓	n/a
2-NOR	✓	✓	n/a
3-NOR	✓	✓	n/a

NOTE: n/a indicates not available

The network is driven by unit size inverters and the output is driving a load of 23 unit size inverters. Compute the delay using logical effort technique.

$H = 23$

$B = 1$ (No Branching)

Assume 5 stages (including unit size inverter)

INV -> NAND-3 -> NOR2 -> NAND2 -> INV

$G = 1 * 5/3 * 5/3 * 4/3 * 1 = 100/27$

$F = GBH = 23 * 1 * 100/27 = 106.48$

$f = F^{1/5} = 2.54$ Lets use 3.00 to size gates


$D = (5 * 2.54) + 1 + 3 + 2 + 2 + 1 = 21.71$ (if we use a fanout of 2.54)

INV = $69/3 \approx 24 \rightarrow 16/8$ which is 8X device

NAND2 = $24/3 * 4/3 \approx 12$ which is a 3X device

NOR2 = $12/3 * 5/3 \approx 8$ which is a 2X device


NAND3 = $8/3 * 5/3 \approx 4$ which is a 1X device



Problem 6. Device Operation (20 Points)

Derive the analytic expression for V_{out} as a function of V_{in} for regions B and D for the inverter transfer function shown to the right. Assume that $|V_{tp}| = V_{tn}$ and $\beta_n = \beta_p$

Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff



REGION B:

In region B, the NMOS is saturated and PMOS is linear:

$$\frac{\beta}{2}(V_{in} - V_t)^2 = \beta \left((V_{in} - V_{DD}) - \frac{(V_{out} - V_{DD})}{2} + V_t \right) (V_{out} - V_{DD})$$

$$V_{out} = (V_{in} + V_t) + \sqrt{(V_{in} + V_t)^2 - (V_{in} - V_t)^2 + V_{DD}(V_{DD} - 2V_{in} - 2V_t)}$$

REGION D:

In region D, the nMOS is linear and the pMOS is saturated:

$$\frac{\beta}{2}(V_{in} - V_{DD} + V_t)^2 = \beta \left(V_{in} - V_t - \frac{V_{out}}{2} \right) (V_{out})$$

$$V_{out} = (V_{in} - V_t) - \sqrt{(V_{in} - V_t)^2 - (V_{DD} - V_{in} - V_t)^2}$$