## Problem 1 Flip-Flop Timing ( 25 Points)

The logic gates of the flip-flop below all have a delay of 15 ps.

a) What is the SETUP time?
$(15 p s+15 p s+15 p s+15 p s)-(15 p s+15 p s)=30 p s$
I nput path from $D$ to NMOS Clock I nverters to Slave stage
NOTE: The two inverter delay between theclocks to Master and Slave stages requires that the data is set up to the slave stage ( node Y ) earlier than to node $X$ in the master stage so that there is not a Clock->Q push-out.
b) What is the CLOCK - Q Delay
$15 p s+15 p s+15 p s+15 p s=60 p s$
inv inv pass inv
If you use 0ps for the setup time, the Clock-Q delay will be 90ps.
c) What is the HOLD time?

$$
\begin{gathered}
(15 p s+15 p s+15 p s+15 p s+15 p s)-(15 p s)=60 \text { ps } \\
\text { inv } \\
\text { Clock inverters } \\
\text { on } D \text { input }
\end{gathered}
$$

Problem 2. Maximum Clock Frequency ( 25 Points)

a) What the fastest clock rate that this circuit can be operated at?

The fastest clock rate is determined by 1 of 2 paths:

1. The setup and hold time of the first flip-flop: CLOCK_B-> Q_B -> D_B = 180ps
2. The setup and hold time of $Q_{-} B$ to the second flip-flop $=120 p s$

The second path is a half cycle path. Assuming that the clock is a 50\% duty cycle the minimum clock period is $120 \mathrm{ps}+120 \mathrm{ps}=\mathbf{2 4 0} \mathrm{ps}$

The maximum clock frequency is: $\mathbf{1 /} \mathbf{2 4 0 p s}=4.167 \mathrm{GHz}$
b) What is the frequency of the output Q when running at the fastest CLOCK rate?

Because the first flip-flop is a divide-by-2 circuit, the frequency of output Q is $4.167 \mathrm{GHz} / 2=2.083 \mathrm{GHz}$
c) How would you speed up this circuit?

Restructure the clocks and remove 2 inverters (can't remove 3 inverters or the circuit quits working)

d) What is the fastest frequency this circuit could operate at given the changes made in part (c).


The fastest clock rate is determined by 1 of 2 paths:

1. The setup and hold time of the first flip-flop: $Q_{-} B->D_{-} B=90 p s$
2. The setup and hold time of $Q_{-} B$ to the second flip-flop $=60 \mathrm{ps}$

The second path is a half cycle path. Assuming that the clock is a $50 \%$ duty cycle the minimum clock period is $60 \mathrm{ps}+60 \mathrm{ps}=120 \mathrm{ps}$
The maximum clock frequency is: $1 / 120 p s=8.33 \mathrm{GHz}$

Problem 3. State Machine PLA Mapping ( 25 Points)

Given the following State Transition Table, PROGRAM the PLA on the next page by using the DOT Method discussed in class and shown below on this page. Label all of the inputs and outputs to the PLA.

| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Curre | State |  |  | Nex | State |  |  |  |  |  |
| Q0 | Q1 | A | B | D0 | D1 | CO | TF | TR | GF | GB |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

NOTE: The DO and CO columns are identical


## Problem 4. Domino Logic (25 Points)

The inputs to a domino are always LOW during the precharge phase (CLK=LOW) and can transition from a LOW->HIGH during the evaluation phase (CLK=HIGH). Consider the 3input domino logic gate shown to the right. If during the evaluation phase signals $A$ and $B$ transition from a LOW->HIGH charge sharing will cause node F to droop.
a) Given that the VDD $=1.8 \mathrm{~V}$ and that the switch point of the inverter is 1.15 V , calculate what the size of capacitor Cx has to be to prevent the output of the inverter from switching.

$$
\begin{gathered}
\frac{C x * 1.8}{C x+100}=1.15 \\
C x=\frac{115}{1.8-1.15}=176.92 f f
\end{gathered}
$$


b) By annotating the transistor schematic shown to the right, explain two techniques used in CMOS circuits for solving charge sharing problems. What drawbacks may be associated with those two circuit techniques (if any)?


## Bonus Problem: POWER Analysis (25 Points)

An embedded hardware accelerator in a system-on-chip is designed in a 65 nm process, and has 1 million logic transistors with an average width of 385 nm . The gate capacitance, $\mathrm{Cg}=2.2 \mathrm{fF} / \mu \mathrm{m}$. The gates have an switching factor of .2 (20\%) and VDD $=0.9 \mathrm{~V}$
(a) What is the maximum clock frequency if the dynamic power should not exceed 20 mW ?

Power $=\frac{1}{2}\left(C * V^{2} *\right.$ Frequency $*$ Switching $\left._{\text {Factor }}\right)$
Capacitance $=1 e 6 * .385 u * 2.2 e-15 / u=.847 e-9$
$20 m w=\frac{1}{2}\left(.847 n f * .9^{2} * .2 *\right.$ Frequency $)$

Frequency $=\frac{40 m w}{.847 n f * .9^{2} * .2}=291.51 \mathrm{MHz}$
(b) If the subthreshold leakage is $20 \mathrm{nA} / \mu \mathrm{m}$ and the gate leakage is $2 \mathrm{nA} / \mu \mathrm{m}$, and if half the transistors are off (on average), what is the leakage power?
$\downarrow$
Leakage $=.5 e 6 * .385 u * 22 n A / u * .9 V=3.8115 \mathrm{mw}$

