
## Lecture 8: Combinational Circuit Design

#### **Mark McDermott**

Electrical and Computer Engineering The University of Texas at Austin


## **Verilog to Gates**

#### Sketch a design using AND, OR, and NOT gates.




## Example


2) Sketch the design using NAND, NOR, and NOT gates. Assume ~S is available.



3) Sketch a design using one compound gate and one NOT gate. Assume ~S is available.




#### Inverter equivalence



## **Input Order Matters**


#### Our parasitic delay model was too simple

- Calculate parasitic delay for Y falling
- If A arrives latest?
  - $2\tau$
- If B arrives latest?
  - **2.33**τ



## **Inner & Outer Inputs**


- Outer input is closest to rail (B)
- Inner input is closest to output (A)




- If input arrival time is known
  - Connect latest input to inner terminal


## **Asymmetric Gates**

- Asymmetric gates favor one input over another
- Example: Suppose input A of a NAND gate is most critical
  - Use smaller transistor on A (less capacitance)
  - Boost size of noncritical input
  - So total resistance is same






#### Inputs can be made perfectly symmetric




## **Skewed Gates**

- Skewed gates favor one edge over another
- Ex: suppose rising output of inverter is most critical
  Downsize noncritical NMOS transistor




- Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition
- Skewed gates reduce size of noncritical transistors
  - HI-skew gates favor rising output (small nMOS)
  - LO-skew gates favor falling output (small pMOS)
- Logical effort is smaller for favored direction
- But larger for the other direction



## **Asymmetric Skew**


#### Combine asymmetric and skewed gates

- Downsize noncritical transistor on unimportant input
- Reduces parasitic delay for critical input



# **Best P/N Ratio**


- We have selected P/N ratio for equivalent rise and fall resistance
  (µ = 2-3 for an inverter).
- Alternative: choose ratio for least average delay
- Ex: inverter
  - Delay driving identical inverter
  - t<sub>pdf</sub> = (P+1)
  - $t_{pdr} = (P+1)(\mu/P)$
  - $t_{pd} = (P+1)(1+\mu/P)/2 = (P+1+\mu+\mu/P)/2$
  - Differentiate t<sub>pd</sub> w.r.t. P
  - Least delay for P =  $\sqrt{\mu}$



# **P/N Ratios**

In general, best P/N ratio is square root of that giving equal delay

- Only improves average delay slightly for inverters
- But significantly decreases area and power



# **Device Sizing**

#### Device sizing is one of the key techniques for circuit optimization

- For standard cell type of designs, gate sizing
  - For example of inverters, INV-A, INV-B, INV-C, ..., INV-N, ..., each having a different driving capabilities.
- For microprocessor or custom designs, more fine-grained control, transistor sizing
  - For each transistor

# **Driver Sizing**


#### Given:

- A chain of cascaded drivers driving a load
- Ignore the interconnect between drivers (i.e. assume driver and load CL is closer enough)


#### Obtain:

 Optimize the driver sizes to minimize delay, or minimize total area while meeting target delay

#### Delay and area/power tradeoff




## **Driver Sizing using stage ratios**



Constant stage ratio: 
$$\frac{Di+1}{Di} = (\frac{Cl}{Cg})^{1/k}$$
  
where  $\frac{Di+1}{Di} \approx e$  (i.e. 2.78)

#### We will use 3-4 in this class


# **Stage ratio example**





# Sizing example

#### Size these three circuits.


- Load on node Y: 40/20 inverter
- Use stage ratio of 4
- Use beta ratio of 2







# **Stage ratio example HW #3**



# **Backup: Logical Effort**

## Introduction

#### Chip designers face a plethora of choices

- What is the best circuit topology for a function?
- How many stages of logic give least delay?
- How wide should the transistors be?

#### Logical effort is one method to make these decisions

- Uses a simple model of delay
- Allows back-of-the-envelope calculations
- Helps make rapid comparisons between alternatives
- Emphasizes remarkable symmetries


# Example

#### Design the decoder for a register file. Decoder specifications:

- 16 word register file
- Each word is 32 bits wide
- Each bit presents load of 3 unit-sized transistors
- True and complementary address inputs A[3:0]
- Each input may drive 10 unit-sized transistors

#### Need to decide:

- How many stages to use?
- How large should each gate be?
- How fast can decoder operate?



Express delays in process-independent unit

$$d = \frac{d_{abs}}{\tau}$$

 $\tau = 3RC$ 

≈ 12 ps in 180 nm process

3 ps in 65nm  $\mu$ m process

- Delay has two components: d = f + p
- Effort delay f = gh (a.k.a. stage effort)
  - **g**: logical effort


Measures relative ability of gate to deliver current g = 1 for inverter h: electrical effort = Cout / Cin
 Ratio of output to input caps.
 Sometimes called fanout effort

## Parasitic delay p

- Represents "intrinsic" delay of gate driving no load
- Set by internal parasitic capacitance

## **Delay Plots**


d = f + pd = gh + p



#### What about a NOR2?


# **Computing Logical Effort**

- Logical effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter delivering the same output current
- Measure from delay vs. fanout plots
- Or estimate by counting transistor widths



# **Computing Logical Effort for a NAND2 Gate**

Recall that delay =  $t_{pd}/\tau$  and  $\tau \approx 3RC$ For the 2-NAND gate below




The 'rising' propagation delay is:  $t_{pdr} = (6+4h)RC$ 

Therefore  $d = t_{pd}/\tau = (6 + 4h)RC/3RC = 4/3h + 2$ Recall d = gh + p therefore g=4/3

# **Computing Logical Effort for a NAND2 Gate (cont)**

The logical effort for the 'falling' signal is the same, however the intrinsic delay is not.



$$t_{pdf} = (2C)(\frac{R}{2}) + \left[(6+4h)C\right](\frac{R}{2}+\frac{R}{2})$$
$$= (7+4h)RC$$

Where 
$$d = t_{pd}/\tau = (7 + 4h)RC/3RC = 4/3h + 7/3$$

#### Logical effort of common gates

| Gate type      | Number of inputs |      |          |              |          |  |
|----------------|------------------|------|----------|--------------|----------|--|
|                | 1                | 2    | 3        | 4            | n        |  |
| Inverter       | 1                |      |          |              |          |  |
| NAND           |                  | 4/3  | 5/3      | 6/3          | (n+2)/3  |  |
| NOR            |                  | 5/3  | 7/3      | 9/3          | (2n+1)/3 |  |
| Tristate / mux | 2                | 2    | 2        | 2            | 2        |  |
| XOR, XNOR      |                  | 4, 4 | 6, 12, 6 | 8, 16, 16, 8 |          |  |


# **Catalog of Gates**

## Parasitic (intrinsic) delay of common gates

In multiples of p<sub>inv</sub> (≈1)

| Gate type      | Number of inputs |   |   |   |    |  |  |
|----------------|------------------|---|---|---|----|--|--|
|                | 1                | 2 | 3 | 4 | n  |  |  |
| Inverter       | 1                |   |   |   |    |  |  |
| NAND           |                  | 2 | 3 | 4 | n  |  |  |
| NOR            |                  | 2 | 3 | 4 | n  |  |  |
| Tristate / mux | 2                | 4 | 6 | 8 | 2n |  |  |
| XOR, XNOR      |                  | 4 | 6 | 8 |    |  |  |

Estimate the frequency of an N-stage ring oscillator



Logical Effort: g = 1Electrical Effort: h = 1Parasitic Delay: p = 1Stage Delay: d = 2Frequency:  $f_{osc} = 1/(2*N*d) = 1/4N$ 

31 stage ring oscillator in 0.6 μm process has frequency of ~ 200 MHz


# Recall that the signal has to propagate through the inverter chain twice to make a complete waveform

## **Example: FO4 Inverter**

Estimate the delay of a fanout-of-4 (FO4) inverter

Logical Effort: g = 1Electrical Effort: h = 4Parasitic Delay: p = 1

Stage Delay: d = 5



The FO4 delay is about

200 ps in 0.6  $\mu$ m process

60 ps in a 180 nm process


f/3 ns in an  $f \mu m$  process

(f/3 ps in an f nm process)

# Multistage Logic Networks

Logical effort generalizes to multistage networks

Path Logical Effort 
$$\rightarrow G = \prod g_i$$
Path Electrical Effort  $\rightarrow H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$ Path Effort  $\rightarrow F = \prod f_i = \prod g_i h_i$ 



Can we write F = GH in general?

## **Paths that Branch**


No! Consider paths that branch:

$$H = 90 / 5 = 18$$

$$h_1 = (15 + 15) / 5 = 6$$

$$h_2 = 90 / 15 = 6$$

$$F = g_1g_2h_1h_2 = 36 = 2GH$$



## **Branching Effort**

- Introduce branching effort
  - Accounts for branching between stages in path

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}}$$

$$B = \prod b_i$$

Note:  $\prod h_i = BH$ 

# We compute the path effort F = GBH

## **Multistage Delays**

**Path Delay** 

- Path Effort Delay  $D_F = \sum f_i$
- Path Parasitic Delay  $P = \sum p_i$

$$D = \sum d_i = D_F + P$$

$$D = \sum d_i = D_F + P$$

Delay is smallest when each stage bears same effort

$$\hat{f} = g_i h_i = F^{\frac{1}{N}}$$

Thus minimum delay of N stage path is

$$D = NF^{\frac{1}{N}} + P$$

- This is a key result of logical effort
  - Find fastest possible delay
  - Doesn't require calculating gate sizes


How wide should the gates be for least delay?

$$\hat{f} = gh = g \frac{C_{out}}{C_{in}}$$
$$\Rightarrow C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$$


 Working backward, apply capacitance transformation to find input capacitance of each gate given load it drives

Check work by verifying input cap spec is met


Select gate sizes x and y for least delay from A to B



## **Example: 3-stage path**




Logical Effort Electrical Effort Branching Effort Path Effort Best Stage Effort Parasitic Delay Delay G =  $(4/3)^*(5/3)^*(5/3) = 100/27$ H = 45/8B = 3 \* 2 = 6F = GBH = 125 $\hat{f} = \sqrt[3]{F} = 5$ P = 2 + 3 + 2 = 7D =  $3^*5 + 7 = 22 = 4.4$  FO4 Work backward for sizes
 y = 45 \* (5/3) / 5 = 15
 x = (15\*2) \* (5/3) / 5 = 10



## **Best Number of Stages**

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter



## **Derivation**

#### Consider adding inverters to end of path

– How many give least delay?

$$D = NF^{\frac{1}{N}} + \sum_{i=1}^{n_1} p_i + (N - n_1) p_{inv} - \underbrace{\begin{bmatrix} \text{Logic Block:} \\ n_1 \text{Stages} \\ \text{Path EffortF} \end{bmatrix}}_{\text{N-n_1} \text{ExtraInverters}}$$

• Define best stage effort  $ho = F^{rac{1}{N}}$ 

$$\frac{\partial D}{\partial N} = -F^{\frac{1}{N}} \ln F^{\frac{1}{N}} + F^{\frac{1}{N}} + p_{inv} = 0$$


$$p_{inv} + \rho \left( 1 - \ln \rho \right) = 0$$

### **Best Stage Effort**

- $p_{inv} + \rho (1 \ln \rho) = 0$  has no closed-form solution
- Neglecting parasitics ( $p_{inv} = 0$ ), we find  $\rho = 2.718$  (e)
- For  $p_{inv} = 1$ , solve numerically for  $\rho = 3.59$

# **Sensitivity Analysis**

How sensitive is delay to using exactly the best number of stages?



- 2.4 < ρ < 6 gives delay within 15% of optimal</p>
  - We can be sloppy!
  - For example, use  $\rho$  = 4

# Let's revisit the decoder specifications


## Design the decoder for a register file.

#### **Decoder specifications:**

- 16 word register file
- Each word is 32 bits wide
- Each bit presents load of 3 unit-sized transistors
- True and complementary address inputs A[3:0]
- Each input may drive 10 unit-sized transistors

#### Need to decide:

- How many stages to use?
- How large should each gate be?
- How fast can decoder operate?




- Decoder effort is mainly electrical and branching
  Electrical Effort: H = (32\*3) / 10 = 9.6
  Branching Effort: B = 8
- If we neglect logical effort (assume G = 1)
  Path Effort: F = GBH = 76.8

**Number of Stages:**  $N = \log_4 F = 3.1$ 

Try a 3-stage design based on rough estimation

#### **Decoder: Gate Sizes & Delay**

Logical Effort: G = 1 \* 6/3 \* 1 = 2 (not an estimation) Path Effort: F = GBH = 154Stage Effort:  $\hat{f} = F^{1/3} = 5.36$ Path Delay:  $D = 3\hat{f} + 1 + 4 + 1 = 22.1$ Gate sizes: z = 96\*1/5.36 = 18; y = 18\*2/5.36 = 6.7



#### **Compare many alternatives with a spreadsheet**

| Design                      | Ν | G    | Ρ | D    |
|-----------------------------|---|------|---|------|
| NAND4-INV                   | 2 | 2    | 5 | 29.8 |
| NAND2-NOR2                  | 2 | 20/9 | 4 | 30.1 |
| INV-NAND4-INV               | 3 | 2    | 6 | 22.1 |
| NAND4-INV-INV               | 4 | 2    | 7 | 21.1 |
| NAND2-NOR2-INV-INV          | 4 | 20/9 | 6 | 20.5 |
| NAND2-INV-NAND2-INV         | 4 | 16/9 | 6 | 19.7 |
| INV-NAND2-INV-NAND2-INV     | 5 | 16/9 | 7 | 20.4 |
| NAND2-INV-NAND2-INV-INV-INV | 6 | 16/9 | 8 | 21.6 |

| Term              | Stage   | Path   |
|-------------------|---|--|
| number of stages  | 1   | N  |
| logical effort    | g   | $G = \prod g_i$                                      |
| electrical effort | $h = \frac{C_{\text{out}}}{C_{\text{in}}}$                                | $H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$ |
| branching effort  | $b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$ | $B = \prod b_i$                                      |
| effort            | f = gh  | F = GBH  |
| effort delay      | f   | $D_F = \sum f_i$                                     |
| parasitic delay   | р   | $P = \sum p_i$                                       |
| delay             | d = f + p   | $D = \sum d_i = D_F + P$                             |

# **Logical Effort Methodology Summary**

- Compute path effort F = GBH
- Estimate best number of stages  $N = \log_4 F$
- Sketch path with N stages
- Estimate least delay  $D = NF^{\frac{1}{N}} + P$

Determine best stage effort  $\hat{f} = F^{\frac{1}{N}}$ 

Find gate sizes

$$C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$$

# **Limits of Logical Effort**

- Chicken and egg problem
  - Need path to compute G
  - But don't know number of stages without G
- Simplistic delay model
  - Neglects input rise time effects
- Interconnect
  - Iteration required in designs with wire
- Maximum speed only
  - Not minimum area/power for constrained delay

## **Summary**

Logical effort is useful for thinking of delay in circuits

- Numeric logical effort characterizes gates
- NANDs are faster than NORs in CMOS
- Paths are fastest when effort delays are ~4
- Path delay is weakly sensitive to stages, sizes
- But using fewer stages doesn't mean faster paths
- Delay of path is about log<sub>4</sub>F FO4 inverter delays
- Inverters and NAND2 best for driving large caps
- Provides language for discussing fast circuits
  - But requires practice to master

9/25/18

9/25/18

9/25/18