

# EE 360S - Digital Integrated Circuits

## Spring 2011

**Lecture:** Tu Th 9:30-11am in ENS 115

**Unique No.:** 16755

**Instructor:** Prof. Michael Orshansky

**Office:** ACES 5.442

**Phone:** 471-1082

**Email:** orshansky@mail.utexas.edu

**Office Hours:** Tu Th 11am-noon

**Teaching Assistant:** Ku He

**Office:** TBD

**Email:** kuhe@mail.utexas.edu

**Office Hours:** TBD

**Course Objectives:** The students will learn to (i) hand-analyze the electrical characteristics of logical gates, (ii) design digital combinational and memory circuits according to specifications using computer-aided design tools, and (iii) discuss the trade-offs involved in design of semiconductor integrated circuits and the evolution of technology.

**Description:** This course thoroughly covers the fundamentals in design and analysis of CMOS digital integrated circuits. Topics to be covered include the following:

- MOS devices: MOS transistor operation and SPICE models
- CMOS invertors: noise margins and robustness, dynamic performance
- CMOS logic: static CMOS, pass-transistor logic, dynamic logic
- Interconnect: capacitance, inductance, impact on timing
- Semiconductor memories: DRAM, SRAM, ROM
- Low power design: techniques for minimizing power in logic and memories
- Design robustness: impact of variability, manufacturability

**Prerequisite:** EE 438 and EE 339

### Required Textbook:

- Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, *Digital Integrated Circuits: A Design Perspective*, 2<sup>nd</sup> Edition, Prentice Hall, ISBN: 0-13-090996-3, 2003.

### Reference Textbooks:

- D.A. Hodges, H.G. Jackson, and R.A. Saleh, *Analysis and Design of Digital Integrated Circuits In Deep Submicron Technology*, McGraw Hill, ISBN 0-07-228365-3, 2003.
- S.M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits: Analysis and Design (3rd edition)*, McGraw Hill, ISBN 0-07-246053-9, 2003.

**Grading:** Will drop lowest Homework. You must turn in Lab #4 to receive a grade for the class.

25% Midterm

35% Final

40% Homework/Lab Assignments

**Homework Policy:** Homework and lab assignments can be turned in during class or slid under my office door ACES 5.442 (it is fine to turn it in early). There will be a 10% penalty for homework and labs that are turned in late up until a week after it is due. Solutions to the homework and lab assignments will be made available during class the week after it is

due. Homework and lab assignments will not be accepted after solutions are made available. To summarize, homework and lab assignments turned in during or before the class period when they are due will receive full credit. Homework and lab assignments turned in late during or before the start of class the week after it is due will be penalized 10%. Homework assignments turned in after the start of class on the week after it is due will receive NO CREDIT.

**Course Web Page:** <http://courses.utexas.edu/>

We will rely heavily on the course management system Black Board. It will be used for posting the homework assignments and course handouts, and for making the announcements. The students are required to regularly check the course site.

**College Drop/Add Policy:** An engineering student must have the Dean's approval to add or drop a course after the fourth class day of the semester.

**Students with Disabilities:** The University of Texas at Austin provides upon request appropriate academic accommodations for qualified students with disabilities. For more information, contact the Office of the Dean of Students at 471-6259, 471-4641 TTY.

**Scholastic Dishonesty:** Faculty in the ECE Department are committed to detecting and responding to all instances of scholastic dishonesty and will pursue cases of scholastic dishonesty in accordance with university policy. Scholastic dishonesty, in all its forms, is a blight on our entire academic community. Scholastic dishonesty includes, but is not limited to, cheating, plagiarism, collusion, falsifying academic records, or any act designed to give an unfair academic advantage to the student. Penalties for scholastic dishonesty are severe and can include, but are not limited to, a written reprimand, a zero on the assignment/exam, re-taking the exam in question, an F in the course, or expulsion from the University. Don't jeopardize your career by an act of scholastic dishonesty.

**Tentative Schedule for Spring 2010 Semester**

Week	Date	Lecture Topic	Reading
1	Tu., Jan 18	<b>Introduction</b> Design Metrics	1.1-1.3
	Thur., Jan 20	<b>Manufacturing Process</b>	2.1, 2.2, 2.5
2	Tu., Jan 25	<b>Devices - 1</b> Semiconductor Basics: PN-Junction, MOS Cap	3.1, 3.2, notes
	Thur., Jan. 27	<b>Devices - 2</b> MOS Transistor I-V Characteristics	3.3
3	Tu., Feb. 1	<b>Devices -3</b> MOS Transistor Capacitance	3.4, 3.5
	Thur., Feb. 3	<b>Devices - 4</b> Nanometer Scale MOS Transistor	Notes
4	Tu., Feb. 8	<b>CMOS Inverter 1</b> Static Behavior	5.2, 5.3
	Thur., Feb. 10	<b>CMOS Inverter 2</b> Dynamic Behavior	5.4
5	Tu., Feb. 15	<b>CMOS Inverter 3</b> Components of Energy and Power	5.5, 5.6
	Thur., Feb. 17	<b>Combinational Logic - 1</b> Static CMOS Logic, Ratioed Logic	6.2.1
6	Tu., Feb. 22	<b>Combinational Logic - 2</b> Pass-Transistor Logic, Transmission Gate Logic	6.2.2
	Th., Feb. 24	<b>Combinational Logic - 3</b> Dynamic Logic	6.2.3

7	Tu., Mar. 1	<b>Combinational Logic - 4</b> Power Consumption in CMOS Logic Performance Optimization	6.3
	Th., Mar. 3	<b>Sequential Circuits -1</b> Static Latches and Registers	7.2
8	Tu., Mar. 10	<b>Sequential Circuits -2</b> Dynamic Latches and Registers	7.3
	Th., Mar. 12	<b>Midterm Exam</b>	
	<i>Mar. 14-19</i>	<i>SPRING BREAK</i>	
9	Tu., Mar. 22	<b>Interconnect - 1</b> Capacitance Estimation, Inductance	4.1-4.4
	Thur., Mar. 24	<b>Interconnect – 2</b> Buffer Chains, Power Distribution	4.5, 9.2-9.5
10	Tu., Mar. 29	<b>Clock Distribution</b> Clock Skew, Jitter, PLL	10.3, 10.6
	Thur., Mar. 31	<b>Memory – 1</b> Organization / Architecture, ROM, EPROM,	12.1, 12.2.1, 12.2.2
11	Tu., Apr. 5	<b>Memory – 2</b> SRAM Design	12.2.3
	Thur., Apr. 7	<b>Memory – 3</b> DRAM Design	12.2.3
12	Tu., Apr. 12	<b>Memory – 4</b> Peripheral Circuitry	12.3
	Thur., Apr. 14	<b>Low Power Design – 1</b> Design Time Power Reduction	11.7.1
13	Tu., Apr. 19	<b>Low Power Design – 2</b> Runtime Power Management	11.7.2
	Thur., Apr. 21	<b>Low Power Design – 3</b> Standby Power Reduction	11.7.3
14	Tu., Apr. 26	<b>Low Power Design – 4</b> Power Reduction in Memories	12.5
	Thur., Apr. 28	<b>Design Robustness - 1</b> Device Variability and Impact on Yield	3.4, 3.5
15	Tu., May 3	<b>Design Robustness – 2</b> Reliability, Manufacturability	
	Thur., May 5	<b>Review for Final Exam</b>	
	TBD	<b>FINAL EXAM</b>	