

Multi-Thread  
Parallelism

# Outline

- \* Some Examples
  - CM\*
  - HEP
  - Cosmic Cube
- \* MIP vs. Multicomputer Network
- \* One Supercomputer vs. "The Multi"
- \* Amdahl's Law
- \* Speed-up, Efficiency, Utilization, Redundancy
- \* Interconnection Networks
- \* CACHES COHERENCY
- \* SEQUENTIAL CONSISTENCY

## Tightly-coupled vs Loosely-coupled

### Tightly coupled (i.e., Multiprocessor)

- Shared memory
- Each processor capable of doing work on its own
- Easier for the software
- Hardware has to worry about cache coherency, memory contention


DSM

Co/No Coherency

### Loosely-coupled (i.e., Multicomputer Network)


- Message passing
- Easier for the hardware
- Programmer's job is tougher

cm\*




**Note:** *A well-meaning student told me to get rid of this slide. cm\* is old. People will think you are an old man, and not take you seriously.*

## The HEP



## ***Cosmic Cube***

**(Example:  $k = 4$ )**



# One Supercomputer

vs.

## "The Multi"

(...Except Even Supercomputers have adopted the multi approach)

$$1 * 2^n$$

$$2^k * 2^{n-k}$$

$$2^n * 1$$

**Why do we care?**

- Economic Answer
- Strategic Answer
- Scientific Answer


## Scalability

- SIMD easy
- MIMD hard
- Very large Scale
  - Cml - Thinking Machines  $2^{16}$  cores
  - non-Von -  $2^{20}$  cores
  - Boolean Vector Machine -  $2^{30}$  cores

# Amdahl's Law


- \* **Speed-up as a function of the parallelizability ( $\alpha$ ) of the application**

Speedup vs. Parallelizability for a given number of processors ( $p$ )



- \* **Speed-up of an application as we add more and more processors ( $p$ )**

Speedup vs. Number of Processors ( $p$ ) for a given  $\alpha$







$$T_p = \frac{\alpha T_1}{p} + \frac{(1-\alpha)T_1}{1}$$

$$S_q = \frac{T_1}{T_p} = \frac{\cancel{T_1}}{\alpha \frac{\cancel{T_1}}{p} + (1-\alpha)\cancel{T_1}}$$

$$S_p = \frac{1}{\frac{\alpha}{p} + (1-\alpha)}$$

EXAMPLE :  $a_4 x^4 + a_3 x^3 + a_2 x^2 + a_1 x + a_0$



$$S_p(A) = \frac{T_i(A)}{T_p(A)} = \frac{11}{5} = 2.2$$


Right?

WRONG


Why?

Note:  $a_4 x^4 + a_3 x^3 + a_2 x^2 + a_1 x + a_0 = x(a_4 x^3 + a_3 x^2 + a_2 x + a_1) + a_0$

$$x(a_4x^2 + a_3x) + a_2$$



$$S_p(A) = \frac{T_1(A)}{T_p(A)} = \frac{8}{5} = 1.6$$



$$\text{Efficiency} = \frac{I \cdot T_i}{p \cdot T_p} = \frac{8}{3 \times 5} = \frac{8}{15}$$

$$\text{Utilization} = \frac{O_p}{p \cdot T_p} = \frac{11}{3 \cdot 5} = \frac{11}{15}$$

$$\text{Redundancy} = \frac{O_p}{O_i} = \frac{11}{8}$$

$$E \cdot R = U$$

# INTERCONNECTION NETWORKS


SHT 1 OF 5

<u>Type</u>	<u>Cost</u>	<u>Latency</u>	<u>Contention</u>
Bus	$O(n)$	1	Worst
Full crossbar	$O(n^2)$	1	Best
Omega Network	$nk \log_k n$	$O(\log_k n)$	
TREE	$O(n)$	$O(\log_2 n)$	
HYPERCUBE	$O(n \log n)$	$O(\log n)$	
RING	$O(n)$	$O(n)$	
MESH	$O(n)$	$O(\sqrt{n})$	




# MORE DETAIL, OMEGA NETWORK

## \* OMEGA NETWORK (DUNCAN LAURIE, UIUC)




EXAMPLE :  $n=8, k=2$



## \* BANYAN TREE (G. JACK LIPOVSKI, UT)

- $l$  = # of levels of switches
- $p$  = # of connections on processor side
- $m$  = # of connections on memory side

# OMEGA NETWORKS (BONUS EXAMPLE)






# BANYAN TREE (CONTINUED)

3


A SWITCH :



EXAMPLE:  $l=2, p=2, m=3$




EXAMPLE:  $l=3, p=2, m=3$





# BANYAN TREE (CONT.)

EXAMPLE:  $l = 4, p = 2, m = 3$



NOTE:  $p^l$  PROCESSORS,  $m^l$  MEMORIES

Level 1 switches:  $p^{l-1}$

" 2 " :  $m \cdot p^{l-2}$

" 3 " :  $m^2 \cdot p^{l-3}$

⋮


"  $l$  " :  $m^{l-1}$

NOTE: FOR BOTH OMEGA AND BANYAN:

A UNIQUE PATH FROM EACH TO EACH.

# CACHE COHERENCY

## DIRECTORY



MEMORY DIRECTORY CONSISTS OF  $n+1$  bits/CACHE LINE

\* IF CACHE HAS IT ~~IN~~ <sup>IN</sup> READ MODE, BIT = 1

\* IF CACHE HAS IT IN WRITE MODE, EXCLUSIVE BIT = 1

IN PRIVATE CACHE, IF PRIVATE BIT = 1, WRITE MODE

\* PRIVATE CACHES ARE NOT WRITE THROUGH

EXAMPLES FOR  $n = 3$ :



1	0	1	0
---	---	---	---

 $C_1, C_3$  HAVE IT IN READ MODE

0	1	0	1
---	---	---	---

 $C_2$  HAS IT IN WRITE MODE

# SNOOPY CACHE




Note : **CACHE LINE = ONE ELEMENT**

MESI / MOESI /



# Cache Coherency (Snoopy Cache)

c.c./2



Goodman  
ISCA 1983

→ Janak Patel | Illinois  
ISCA 1984  
Ruchay / Sepul 1984  
Babbar / Dragon  
Finch / Dragon

WRITE ONCE

CACHE LINE = DATA  
SYNOPSIS

S. FRANK

MOESI  
↑↑↑↑↑

## SEQUENTIAL CONSISTENCY

WHY: TO PROTECT AGAINST TWO THREADS  
SIMULTANEOUSLY ACCESSING A CRITICAL SECTION

<u>THREAD 1</u>	<u>THREAD 2</u>
$L1 = \phi$	$L2 = \phi$
$\vdots$	$\vdots$
A $L1 \leftarrow 1$	X $L2 \leftarrow 1$
B $\text{if}(L2 = \phi)$ {critical section}	<del>Y</del> <del><math>L2 \leftarrow 1</math></del>
C $L1 \leftarrow \phi$	Y $\text{if}(L1 = \phi)$ {critical section}
	Z $L2 \leftarrow \phi$

WHAT CAUSES THE PROBLEM:

$B \rightarrow X$  AND  $Y \rightarrow A$


## SEQUENTIAL CONSISTENCY

LD/ST ACCESS MEMORY IN PROGRAM ORDER.

i.e.  $A \rightarrow B \rightarrow C$  AND  
 $X \rightarrow Y \rightarrow Z$

IN ORDER FOR CRITICAL SECTION TO BE  
ACCESSIBLE BY BOTH AND SEQUENTIAL  
CONSISTENCY TO BE MAINTAINED

SC/2



$\Rightarrow A \rightarrow B \rightarrow X \rightarrow Y \rightarrow A$

IMPOSSIBLE!

$\therefore$  SEQUENTIAL CONSISTENCY  $\rightarrow$  MUTUALLY EXCLUSIVE  
ACCESS TO CRITICAL  
SECTION

ACCESSES (LEGITIMATE) FOR SEQUENTIAL CONSISTENCY

