# Department of Electrical and Computer Engineering <br> The University of Texas at Austin 

EE 460N Spring 2011
Y. N. Patt, Instructor

Faruk Guvenilir, Milad Hashemi, Yuhao Zhu, TAs
Final Exam
May 13, 2011

Name: $\qquad$

Problem 1 (25 points): $\qquad$

Problem 2 (10 points): $\qquad$

Problem 3 (10 points): $\qquad$

Problem 4 (25 points): $\qquad$

Problem 5 (25 points): $\qquad$
Problem 6 (25 points): $\qquad$
Total (120 points): $\qquad$

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

Please sign the following. I have not given nor received any unauthorized help on this exam.

Signature: $\qquad$

## GOOD LUCK!

Name: $\qquad$

## Problem 1 ( 25 points)

Part a (4 points): We wish to detect errors that occur in the transmission of data from $A$ to $B$ by means of even parity.

Suppose we wish to transmit the byte 01010011 , what would we additionally transmit to be able to detect single bit errors in a byte of data. Explain in 20 words or fewer.


Part b (4 points): In the x86 virtual memory structure, the base address of the Page Directory is contained in a register that is part of the TSS. What is the name of that register? $\square$

Part c (5 points): For each parameter, label the interconnection structure(s) that is (are) best and the one(s) that is (are) worst by putting a B or a W in the appropriate entries.

|  | Cost | Contention | Latency |
| :---: | :---: | :---: | :---: |
| Bus |  |  |  |
| Omega Network |  |  |  |
| Crossbar |  |  |  |

Part d (5 points): If a two-dimensional matrix of size 10 rows by 14 columns is stored in row major order, and one wanted to perform a vector load of column 9 into vector register V2, one would have to be sure of what before executing the vector load instruction?


Part e (7 points): A tag store entry of a physically indexed, physically tagged direct-mapped, write-through 8KB cache consists of 12 bits. Assume the cache is used in a uniprocessor environment and is not sectored.

How many LRU bits in each tag store entry:
How many dirty bits in each tag store entry:

How big is the physical address space:


Name: $\qquad$

## Problem 2 ( 10 points)

Recall the asynchronous bus we described in class. Among the devices on the bus are a processor connected via its Processor Bus Controller and memory connected via its Memory Controller. Assume the bus is pending and multiplexed.

The processor can use the bus to perform a "read-modify-write" operation on a memory location, as follows: The processor reads a value from memory, performs a computation on the value, and writes a new value to the same location in memory, all within a single bus cycle.

To do this, two new signals are required: P1, a new control signal from the processor bus controller, and M1, a new control signal from the memory controller.

Part a: Complete the transaction timing diagram for the read-modify-write operation.

## Master <br> Processor <br> Slave <br> Memory



Name: $\qquad$

## Problem 2 Continued

Part b: Complete the state machine for the Processor Bus Controller to complete the read-modify-write operation. Note that the controller must handle bus arbitration as well as processing the transaction. Some of the states have been filled in for you. You may not need all of the states provided.


Name: $\qquad$

## Problem 3 (10 points)

As you know the IEEE Floating Point standard has a 32 -bit representation and a 64 -bit representation. In this problem we assume IEEE decided to add a 10-bit representation, with its main characteristics consistent with the other two representations.

In this 10-bit representation, the value $33 / 256$ is represented exactly as 0001100001
Part a: Determine the number of bits for


Note: Bias is another word for n in an excess-n code.

Part b: What is the value of an ULP in the smallest normalized positive binade?

Name: $\qquad$

## Problem 4 ( 25 points):

We wish to extend the ISA of the LC-3b to include a Compare and Set instruction, $\mathrm{C} \& \mathrm{~S}$, which uses one of the unused opcodes 1010.

The format of the C\&S instruction is:

C\&S


The operation of the instruction is:

```
IF(M[BaseR] == SR2)
    Z = 1;
    M[BaseR] = SR1;
ELSE
    Z = 0;
```

That is, if the contents of the memory location specified by BaseR is equal to the contents of SR2, Z is set to 1 and the contents of SR1 are written to the memory location. If they are not equal, $Z$ is set to 0 . Note that when $Z$ is set to 0 , either N or P must be set to 1 . When Z is set to $1, \mathrm{~N}$ and P are set to 0 .

To implement C\&S, we need 5 additional microinstructions, a few changes to the data path, and a small change to the microsequencer. We will deal with each of these in turn.

Part a: The modified datapath (changes in bold) is shown below. Complete the datapath changes by filling in the box with the simple combinational logic necessary to support C\&S.


Figure 1: Modified datapath to support $\mathrm{C} \& \mathrm{~S}$ instruction

Name: $\qquad$

## Problem 4 continued:

Part b: Five additional states (A, B, C, D, E) are needed to implement C\&S. Complete the description of these states, including the binary representations for each state number.


What is the signal X ?

Name: $\qquad$

## Problem 4 continued:

Part c: The microsequencer must be modified to accomodate the 2-way microbranch from state E. This can be accomplished with a single additional control signal (ECS1) plus a very simple logic block.

The next state from E is either F or G .
$\square$
Therefore, what will the J field of the E microinstruction be in binary?

Augment the microsequencer diagram with the logic block and the control signals to accomplish the 2-way microbranch. Do not use a mux.


Address of Next State

Name: $\qquad$

## Problem 4 continued:

Part d: Relevant parts of the microinstructions for states A, B, C, D and E are shown below. Fill in the table with the appropriate values. If a control signal is a don't care, enter a 0 .

Note: Please use the encodings specified in the control signals attachment for all signals.


Name: $\qquad$

## Problem 5 ( 25 points)

A byte-addressable, write-back cache of fixed total size and fixed line size is implemented as both a direct mapped cache and also as an N -way set-associative cache. In both cases, we will assume the cache is initially empty.

First, consider the cache organized as a direct mapped cache. The following sequence of 11 accesses generates the hits/misses shown.

| Address | $\mathrm{R} / \mathrm{W}$ | Direct Mapped (Miss/Hit) |
| :---: | :---: | :---: |
| 0100001010 | R |  |
| 1100100111 | R | Miss |
| 1110101000 | R | Miss |
| 0011000101 | R |  |
| 0110111100 | R |  |
| 1010110101 | R | Miss |
| 1100100000 | R | Miss |
| 0100001111 | R | Hit |
| 0101111111 | W | Miss |
| 0110110100 | R |  |
| 0110100101 | R | Miss |

Part a: What is the cache line size?
Explain why. Please be concise but clear
$\square$

Part b: What are the number of index bits for the direct mapped cache?

Explain why. Please be concise but clear.

Name: $\qquad$

## Problem 5 Continued

Now consider the cache organized as a N -way set-associative cache.

The total size of the tag store for the N -way set associative cache is 112 bits. Each tag store entry contains, in addition to the tag bits, 10 more bits which include the valid bit, modified bit, LRU bits, snoopy cache bits and other bits whose functions do not affect this problem.

We have expanded the table to show the hit/misses for the same sequence of accesses when the cache is organized as an N -way set-associative cache.

| Address | R/W | Direct Mapped (Miss/Hit) | N-way associative (Miss/Hit) |
| :---: | :---: | :---: | :---: |
| 0100001010 | R |  |  |
| 1100100111 | R | Miss | Miss |
| 1110101000 | R | Miss | Miss |
| 0011000101 | R |  | Miss |
| 0110111100 | R |  |  |
| 1010110101 | R | Miss |  |
| 1100100000 | R | Miss | Miss |
| 0100001111 | R | Hit | Hit |
| 010111111 | W | Miss |  |
| 0110110100 | R |  |  |
| 0110100101 | R | Miss |  |

Part c: What is N?
Explain why. Please be concise but clear.


Explain why. Please be concise but clear
$\square$
Part e: Is the cache write allocate? Explain why. Please be concise but clear.


Part f: Please complete the table above by filling in "H" or " $M$ " for each of the blank entries.

Name: $\qquad$

## Problem 6 ( 25 points)

You are asked to examine the behavior of a new instruction STII R0,R1 on a two-level virtual memory system, similar to the VAX.

## First, the characteristics of the memory system:

| Virtual Address Space: | 256 Bytes | Number of Page Frames: | 32 |
| :--- | :--- | :--- | :--- |
| User Space Range: | x00 to x7F | Page Size: | 4 Bytes |
| System Space Range: | x80 to xFF | PTE Size: | 1 Byte |

The machine is byte addressable. The system includes a six-entry TLB. The TLB is only used for User Space Pages. The PTE format is as follows:

| 7 |  | 4 |  |
| :---: | :--- | :--- | :--- |
| 0 |  |  |  |
| V | 0 | 0 | PFN |

Part a: How many bytes of Physical Memory are there?

## Next, the characteristics of STII R0, R1:

STII performs a double indirection on the address in R1 and stores R0 into that location. That is,

$$
M E M_{3}\left[M E M_{2}\left[M E M_{1}[\mathrm{R} 1]\right]\right]<-\mathrm{R} 0
$$

where $M E M_{i}[\mathrm{j}]$ denotes the contents of the memory location whose address is j .
Part b: What is the maximum number of physical memory accesses that can take place to get the value $M E M_{1}[\mathrm{R} 1]$ ?
$\square$
Part c: Let's consider one instance of the execution of STII R0,R1.

The state of the processor before this instruction is executed is partially shown below:

R0: $x C D$
R1: x6D

The TLB:

|  |  | PTE |  |
| :---: | :--- | :---: | :---: |
| V | PN | V | PFN |
| 1 | x 0 C | 1 | x 10 |
| 1 | x 0 D | 1 | x 1 F |
| 1 | x 0 F | 1 | x 08 |
| 0 | - | - | - |
| 0 | - | - | - |
| 0 | - | - | - |

Name: $\qquad$

## Problem 6 continued

Memory:

| x00 | x60 | x20 | x66 | x40 | x6C | x60 | x72 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x01 | x61 | x21 | x67 | x41 | x6D | x61 | x91 |
| x 02 | x62 | x22 | x81 | x42 | x6E | x62 | x73 |
| x03 | x82 | x23 | x68 | x43 | x99 | x63 | x97 |
| x04 | x63 | x24 | x69 | x44 | x87 | x64 | x74 |
| x05 | x64 | x25 | x98 | x45 | x6F | x65 | x75 |
| x06 | x65 | x26 | x6A | x46 | x70 | x66 | x80 |
| x07 | x87 | x27 | x6B | x47 | x71 | x67 | x76 |

After the instruction is fetched and decoded, as many as 9 subsequent memory accesses could be required to process this instruction, if there are no page faults, interrupts, or other unhappy events.

The table below shows the sequence of physical memory accesses required to process STII R0,R1, given the machine state shown above.

| Access \# | VA | PA | Data | Description |
| ---: | :---: | :---: | :---: | :---: |
| 1 |  | x 66 |  |  |
| 2 | xAB |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 | x 94 |  |  |  |
| 6 |  | x 1 F |  |  |
| 7 |  | x 21 |  |  |
| 8 |  |  |  |  |
| 9 |  |  |  |  |

Part d: Is the first access to physical memory the result of a TLB hit?

Your job: Complete the table.
Note: N/A is a potential answer for entries in the VA column. Data is the data Read or Written in the corresponding memory access.

In the Description column, state what is being read/written (e.g. PTE for page xx ).
You may not need all 9 rows, so draw a line through the unused rows
Note that it is possible that you arrive at a Physical Address whose contents are not given to you. Despite this, it is possible to fill in every entry in the table.

Name: $\qquad$

## Problem 6 continued

Part e:
What is the value of the UBR (User Space Page Table Base Register)?
What is the value of the SBR (System Space Page Table Base Register)? $\square$


Figure 2: LC-3b Instruction Encodings

Table 1: Data path control signals

| Signal Name | Signal Values |
| :---: | :---: |
| LD.MAR/1: | $\mathrm{NO}(0), \mathrm{LOAD}(1)$ |
| LD.MDR/1: | $\mathrm{NO}(0)$, LOAD (1) |
| LD.IR/1: | $\mathrm{NO}(0), \mathrm{LOAD}(1)$ |
| LD.BEN/1: | $\mathrm{NO}(0), \mathrm{LOAD}(1)$ |
| LD.REG/1: | $\mathrm{NO}(0), \mathrm{LOAD}(1)$ |
| LD.CC/1: | $\mathrm{NO}(0)$, LOAD (1) |
| LD.PC/1: | $\mathrm{NO}(0), \mathrm{LOAD}(1)$ |
| GatePC/1: | NO(0), YES(1) |
| GateMDR/1: | NO(0), YES(1) |
| GateALU/1: | NO(0), YES(1) |
| GateMARMUX/1: | NO(0), YES(1) |
| GateSHF/1: | NO(0), YES(1) |
| PCMUX/2: | $\mathrm{PC}+2(0)$ ;select $\mathrm{pc}+2$ <br> BUS $(1)$ ;select value from bus <br> ADDER $(2)$ ;select output of address adder |
| DRMUX/1: | 11.9(0) ;destination IR[11:9] <br> R7(1) ;destination R7 |
| SR1MUX/1: | $11.9(0)$ ;source IR[11:9] <br> $8.6(1)$ ;source IR[8:6] |
| ADDR1MUX/1: | PC(0), BaseR(1) |
| ADDR2MUX/2: | ZERO(0) ;select the value zero <br> offset6(1) ;select SEXT[IR[5:0]] <br> PCoffset9(2) ;select SEXT[IR[8:0]] <br> PCoffset11(3) ;select SEXT[IR[10:0]] |
| MARMUX/1: | 7.0(0) ;select LSHF(ZEXT[IR[7:0]],1) <br> ADDER(1) ;select output of address adder |
| ALUK/2: | ADD(0), $\operatorname{AND}(1), \mathrm{XOR}(2), \mathrm{PASSA}(3)$ |
| MIO.EN/1: | NO(0), YES(1) |
| R.W/1: | RD(0), WR(1) |
| DATA.SIZE/1: | BYTE(0), WORD(1) |
| LSHF1/1: | NO(0), YES(1) |

Table 2: Microsequencer control signals

| Signal Name | Signal Values |  |
| ---: | :--- | :--- |
| J/6: |  |  |
| COND/2: | COND $_{0}$ | ;Unconditional |
|  | COND $_{1}$ | ;Memory Ready |
|  | COND $_{2}$;Branch |  |
|  | COND $_{3}$ | ;Addressing Mode |
| IRD/1: | NO, YES |  |



Figure 3: A state machine for the LC-3b


Figure 4: The LC-3b data path


Address of Next State
Figure 5: The microsequencer of the LC-3b base machine

